NVlabs / AutoDMPLinks
β146Updated 2 years ago
Alternatives and similar repositories for AutoDMP
Users that are interested in AutoDMP are comparing it to the libraries listed below
Sorting:
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open sourceβ274Updated 2 months ago
- πΉ OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkitβ151Updated 3 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimizationβ133Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHKβ137Updated 2 years ago
- β88Updated last month
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHKβ135Updated 2 years ago
- EDA physical synthesis optimization kitβ60Updated last year
- UCSD Detailed Routerβ90Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020β47Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BRβ¦β105Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024β52Updated 6 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graphβ¦β130Updated 2 weeks ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.β174Updated 2 months ago
- VLSI EDA Global Routerβ75Updated 7 years ago
- Rsyn β An Extensible Physical Synthesis Frameworkβ126Updated last year
- β30Updated last year
- β74Updated last month
- RePlAce global placement toolβ236Updated 4 years ago
- β31Updated 3 years ago
- β23Updated 9 months ago
- β81Updated last month
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".β47Updated last month
- GPU-based logic synthesis toolβ86Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkitβ82Updated 3 months ago
- DATC RDFβ50Updated 5 years ago
- β52Updated 2 months ago
- Machine Generated Analog IC Layoutβ243Updated last year
- β39Updated 2 years ago
- β70Updated 4 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuitsβ29Updated 3 years ago