NVlabs / AutoDMP
☆140Updated last year
Alternatives and similar repositories for AutoDMP
Users that are interested in AutoDMP are comparing it to the libraries listed below
Sorting:
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆125Updated 7 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆141Updated 3 weeks ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆264Updated this week
- ☆80Updated last month
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆120Updated last week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆135Updated 2 years ago
- UCSD Detailed Router☆87Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆157Updated 4 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- Machine Generated Analog IC Layout☆232Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆47Updated 3 months ago
- ☆43Updated last year
- ☆22Updated 6 months ago
- ☆38Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆40Updated this week
- GPU-based logic synthesis tool☆81Updated 10 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆21Updated this week
- EPFL logic synthesis benchmarks☆191Updated 8 months ago
- ☆298Updated 2 months ago
- ☆31Updated 3 years ago
- RePlAce global placement tool☆231Updated 4 years ago
- EDA physical synthesis optimization kit☆54Updated last year
- ☆160Updated 2 months ago
- VLSI EDA Global Router☆73Updated 7 years ago
- ☆105Updated 5 years ago
- A Design Rule Checker with GPU Acceleration☆49Updated last year