NVlabs / AutoDMPLinks
☆148Updated 2 years ago
Alternatives and similar repositories for AutoDMP
Users that are interested in AutoDMP are comparing it to the libraries listed below
Sorting:
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆278Updated 3 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆135Updated 2 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆151Updated 4 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆90Updated 2 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 3 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- RePlAce global placement tool☆237Updated 5 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆51Updated 7 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- ☆31Updated last year
- Machine Generated Analog IC Layout☆248Updated last year
- GPU-based logic synthesis tool☆90Updated 3 weeks ago
- ☆74Updated 2 months ago
- UCSD Detailed Router☆90Updated 4 years ago
- ☆31Updated 3 years ago
- ☆23Updated 9 months ago
- ☆272Updated 4 years ago
- ☆85Updated 2 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆259Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆50Updated 2 months ago
- ☆74Updated last week
- ☆39Updated 2 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- DATC RDF☆50Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆28Updated 3 years ago