NVlabs / AutoDMP
☆129Updated last year
Related projects ⓘ
Alternatives and complementary repositories for AutoDMP
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆227Updated this week
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆115Updated last month
- ☆71Updated 3 weeks ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆97Updated 4 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆113Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆121Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆127Updated 4 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆146Updated last year
- Verilog evaluation benchmark for large language model☆175Updated 2 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆122Updated 3 months ago
- ☆29Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆30Updated this week
- ☆49Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆128Updated last year
- ☆99Updated 4 years ago
- ☆28Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated last week
- ☆49Updated 2 weeks ago
- GPU-based logic synthesis tool☆67Updated 3 months ago
- EPFL logic synthesis benchmarks☆164Updated 2 months ago
- ☆44Updated last month
- EDA physical synthesis optimization kit☆49Updated 11 months ago
- An open-source benchmark for generating design RTL with natural language☆68Updated this week
- UCSD Detailed Router☆79Updated 3 years ago
- Machine Generated Analog IC Layout☆212Updated 6 months ago
- ☆36Updated last year
- IDEA project source files☆97Updated 2 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆305Updated 4 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year