NVlabs / AutoDMPLinks
☆144Updated last year
Alternatives and similar repositories for AutoDMP
Users that are interested in AutoDMP are comparing it to the libraries listed below
Sorting:
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆127Updated last week
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆269Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated 2 weeks ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆149Updated 2 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 8 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- ☆81Updated 2 months ago
- ☆23Updated 7 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 11 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- RePlAce global placement tool☆234Updated 4 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- UCSD Detailed Router☆88Updated 4 years ago
- ☆31Updated 3 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆30Updated 2 weeks ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆171Updated last month
- ☆105Updated 5 years ago
- IDEA project source files☆106Updated 7 months ago
- ☆52Updated 3 weeks ago
- ☆56Updated 4 years ago
- ☆29Updated last year
- ☆67Updated last year
- EDA physical synthesis optimization kit☆58Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆50Updated 5 months ago
- EPFL logic synthesis benchmarks☆201Updated last month
- Artificial Netlist Generator☆39Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago