ABKGroup / TritonPartLinks
The first version of TritonPart
☆31Updated last year
Alternatives and similar repositories for TritonPart
Users that are interested in TritonPart are comparing it to the libraries listed below
Sorting:
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆75Updated 6 months ago
- GPU-based logic synthesis tool☆97Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆60Updated 7 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆74Updated 3 weeks ago
- ☆41Updated 3 years ago
- ☆90Updated 6 months ago
- ☆48Updated last year
- ☆39Updated 4 years ago
- ☆26Updated last year
- ☆29Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆59Updated 6 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated this week
- ☆35Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆135Updated last year
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- ☆77Updated 2 weeks ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆53Updated last year
- ☆25Updated 3 weeks ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- Artificial Netlist Generator☆46Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆43Updated last year
- An integrated CGRA design framework☆91Updated 9 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆54Updated last year
- ☆46Updated last year
- Bounded-Skew DME v1.3☆15Updated 7 years ago