ABKGroup / TritonPart

Related projects: ⓘ

• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆72Updated this week
• IntelLabs / FloorSet
  ☆46Updated last month
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆65Updated 2 months ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆96Updated 6 months ago
• Yu-Maryland / Verilog-to-PyG
  ☆18Updated 4 months ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆27Updated 3 weeks ago
• Yu-Maryland / Gamora
  Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)
  ☆45Updated 2 months ago
• ABKGroup / PROBE_SMT_AutoCell
  ☆17Updated last year
• zshi0616 / python-deepgate
  ☆18Updated 2 months ago
• tsung-wei-huang / ece5960-physical-design
  ☆33Updated last year
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆28Updated 3 months ago
• UT-LCA / ML4Accel-Dataset
  Dataset for ML-guided Accelerator Design
  ☆30Updated 5 months ago
• TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-Contest
  ☆29Updated 11 months ago
• TILOS-AI-Institute / HypergraphPartitioning
  Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
  ☆54Updated 5 months ago
• zshi0616 / DeepGate2
  ☆24Updated 9 months ago
• FCAS-ZJU / chiplet_simulators
  A list of our chiplet simulaters
  ☆18Updated 3 years ago
• ABKGroup / TritonRoute-WXL
  ☆24Updated 3 years ago
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 4 years ago
• baichen318 / boom-explorer-public
  The open-sourced version of BOOM-Explorer
  ☆31Updated last year
• ABKGroup / PROBE3.0
  ☆34Updated 5 months ago
• hkust-zhiyao / RTL-Timer
  Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
  ☆15Updated 2 months ago
• YuanTingHsieh / ITDP
  Incremental Timing-Driven Placement, problem C of ICCAD contest 2015
  ☆13Updated 6 years ago
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆29Updated 6 months ago
• pku-dasys / easymac
  ☆15Updated 2 years ago
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆48Updated 4 years ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆50Updated 4 years ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆45Updated last year
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆22Updated 4 years ago
• abk-openroad / BST-DME
  Bounded-Skew DME v1.3
  ☆13Updated 6 years ago
• bu-icsg / TAP-2.5D
  ☆20Updated 3 years ago