The first version of TritonPart
☆33Jan 2, 2024Updated 2 years ago
Alternatives and similar repositories for TritonPart
Users that are interested in TritonPart are comparing it to the libraries listed below
Sorting:
- ☆15Jun 30, 2024Updated last year
- ☆30Sep 30, 2025Updated 5 months ago
- ☆17Nov 18, 2025Updated 4 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆158Jan 16, 2026Updated 2 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆63Jun 14, 2025Updated 9 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆110Mar 9, 2024Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Apr 30, 2025Updated 10 months ago
- ☆15Mar 13, 2026Updated last week
- ☆25Dec 8, 2025Updated 3 months ago
- ☆51Jan 3, 2024Updated 2 years ago
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆173Updated this week
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆311Jan 5, 2026Updated 2 months ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- ☆100Jun 20, 2025Updated 9 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆92Aug 22, 2024Updated last year
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆24Apr 27, 2023Updated 2 years ago
- ☆17Jul 2, 2024Updated last year
- ☆99Jun 24, 2025Updated 8 months ago
- ☆84Jan 5, 2026Updated 2 months ago
- A Design Rule Checker with GPU Acceleration☆61Sep 15, 2023Updated 2 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- KaHyPar (Karlsruhe Hypergraph Partitioning) is a multilevel hypergraph partitioning framework providing direct k-way and recursive bisect…☆511Mar 7, 2026Updated 2 weeks ago
- ☆53Apr 8, 2024Updated last year
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- ☆31Oct 12, 2023Updated 2 years ago
- ☆160Jul 12, 2023Updated 2 years ago
- ☆21May 25, 2023Updated 2 years ago
- UCSD Detailed Router☆95Jan 5, 2021Updated 5 years ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆15Sep 3, 2025Updated 6 months ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Deep learning toolkit-enabled VLSI placement☆961Feb 19, 2026Updated last month
- Implementation of the HYPE hypergraph partitioner.☆22Dec 5, 2019Updated 6 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- ☆17Feb 24, 2025Updated last year
- ☆14Oct 11, 2024Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Jun 3, 2025Updated 9 months ago
- ☆13Jul 25, 2024Updated last year
- This is the code for our ICLR 2025 paper, titled Computing Circuits Optimization via Model-Based Circuit Genetic Evolution.☆12May 27, 2025Updated 9 months ago