PKU-IDEA / OpenPARF
πΉ OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
β140Updated last week
Alternatives and similar repositories for OpenPARF:
Users that are interested in OpenPARF are comparing it to the libraries listed below
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BRβ¦β102Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHKβ133Updated 2 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimizationβ119Updated 4 months ago
- EPFL logic synthesis benchmarksβ187Updated 8 months ago
- β155Updated last month
- β79Updated last month
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.β157Updated 4 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHKβ133Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkitβ81Updated last week
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".β38Updated 2 months ago
- IDEA project source filesβ106Updated 5 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graphβ¦β125Updated 6 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generatorβ249Updated 2 months ago
- UCSD Detailed Routerβ85Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgenβ171Updated 5 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024β46Updated 3 months ago
- GPU-based logic synthesis toolβ81Updated 9 months ago
- β29Updated last year
- VLSI EDA Global Routerβ72Updated 7 years ago
- Machine Generated Analog IC Layoutβ232Updated last year
- A parallel global router using the Galois frameworkβ27Updated last year
- Rsyn β An Extensible Physical Synthesis Frameworkβ125Updated 9 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Designβ46Updated 7 months ago
- β105Updated 5 years ago
- Database and Tool Framework for EDAβ112Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)β55Updated last week
- Artificial Netlist Generatorβ38Updated last year
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open sourceβ262Updated last month
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.β45Updated 3 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".β16Updated 3 weeks ago