circuitnet / CircuitNet

Related projects: ⓘ

• ai4eda / awesome-AI4EDA
  This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…
  ☆118Updated 3 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆114Updated 2 months ago
• Thinklab-SJTU / EDA-AI
  Implementation of NeurIPS 2021 paper "On Joint Learning for Solving Placement and Routing in Chip Design" & NeurIPS 2022 paper "The Polic…
  ☆195Updated 3 months ago
• thu-nics / awesome_ai4eda
  ☆255Updated 3 years ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆107Updated last month
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆107Updated 3 months ago
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆92Updated 2 months ago
• TILOS-AI-Institute / MacroPlacement
  Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source
  ☆219Updated last year
• laiyao1 / maskplace
  ☆53Updated last year
• The-OpenROAD-Project / RePlAce
  RePlAce global placement tool
  ☆206Updated 4 years ago
• VidyaChhabria / ThermEDGe-and-IREDGe
  Encoder-decoder based generative networks for static and transient thermal analysis
  ☆18Updated last year
• ALIGN-analoglayout / ALIGN-public
  ☆260Updated this week
• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆208Updated 4 months ago
• limbo018 / DREAMPlace
  Deep learning toolkit-enabled VLSI placement
  ☆669Updated 2 months ago
• Thinklab-SJTU / awesome-ai4eda
  Awesome Artificial Intelligence for Electronic Design Automation Papers.
  ☆132Updated 8 months ago
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆118Updated last year
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆158Updated 3 weeks ago
• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆314Updated this week
• OSCC-Project / iEDA
  ☆300Updated last week
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆58Updated 3 weeks ago
• ABKGroup / PlacementEssentialReadings
  ☆45Updated 3 years ago
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆125Updated last year
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆140Updated 11 months ago
• NVlabs / AutoDMP
  ☆120Updated last year
• cuhk-eda / cu-gr-2
  ☆33Updated 8 months ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆159Updated 3 weeks ago
• PKU-IDEA / SAGERoute
  SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)
  ☆19Updated last year
• NVlabs / CircuitOps
  ☆67Updated 8 months ago
• scale-lab / DRiLLS
  DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)
  ☆100Updated last year
• ycchen218 / EDA-Congestion-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.
  ☆18Updated 3 weeks ago