circuitnet / CircuitNet
CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)
☆323Updated last month
Alternatives and similar repositories for CircuitNet:
Users that are interested in CircuitNet are comparing it to the libraries listed below
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆139Updated 6 months ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN and FlexPlanner.☆220Updated last month
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆120Updated 3 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆109Updated last month
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆237Updated 2 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆66Updated 4 months ago
- ☆264Updated 4 years ago
- ☆59Updated last year
- ☆146Updated 6 months ago
- RePlAce global placement tool☆220Updated 4 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆19Updated last year
- Deep learning toolkit-enabled VLSI placement☆738Updated last week
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆158Updated last year
- ☆277Updated last month
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆24Updated last month
- Machine Generated Analog IC Layout☆218Updated 8 months ago
- ☆339Updated 3 weeks ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆125Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆150Updated 2 weeks ago
- ☆51Updated 3 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆129Updated 3 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- ☆40Updated last year
- EPFL logic synthesis benchmarks☆173Updated 4 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated 4 months ago
- ☆20Updated this week
- ☆135Updated last year
- Artificial Netlist Generator☆35Updated 10 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆21Updated 4 months ago
- ☆73Updated this week