circuitnet / CircuitNet
CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)
☆347Updated 3 weeks ago
Alternatives and similar repositories for CircuitNet:
Users that are interested in CircuitNet are comparing it to the libraries listed below
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆124Updated 5 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆142Updated 9 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆119Updated 3 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆138Updated last month
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆252Updated this week
- RePlAce global placement tool☆227Updated 4 years ago
- ☆172Updated 8 months ago
- ☆266Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆153Updated 2 months ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN and FlexPlanner.☆228Updated 4 months ago
- Deep learning toolkit-enabled VLSI placement☆763Updated 2 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated 2 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆19Updated 2 years ago
- Machine Generated Analog IC Layout☆230Updated 11 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆69Updated 7 months ago
- ☆291Updated 2 weeks ago
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆166Updated last year
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆394Updated this week
- ☆365Updated 3 weeks ago
- ☆63Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆29Updated last month
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆22Updated 7 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆97Updated 4 months ago
- EPFL logic synthesis benchmarks☆181Updated 7 months ago
- ☆44Updated last year
- OpenSTA engine☆446Updated last week
- ☆53Updated 4 years ago
- ☆76Updated last month
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆27Updated last week