TILOS-AI-Institute / HypergraphPartitioningLinks
Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
☆71Updated 3 months ago
Alternatives and similar repositories for HypergraphPartitioning
Users that are interested in HypergraphPartitioning are comparing it to the libraries listed below
Sorting:
- GPU-based logic synthesis tool☆90Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- The first version of TritonPart☆28Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆29Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 8 months ago
- ☆33Updated 4 years ago
- Artificial Netlist Generator☆42Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆61Updated last week
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆138Updated 3 months ago
- ☆77Updated 3 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆51Updated 3 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 4 months ago
- ☆24Updated 3 months ago
- ☆14Updated last year
- ☆24Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆52Updated 3 months ago
- ☆86Updated 2 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 2 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- ☆23Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆54Updated 3 months ago
- ☆31Updated 3 years ago
- ☆91Updated 2 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 8 months ago
- ☆31Updated last year
- ☆57Updated last week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆39Updated 2 years ago