TILOS-AI-Institute / HypergraphPartitioningLinks
Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
☆76Updated 3 weeks ago
Alternatives and similar repositories for HypergraphPartitioning
Users that are interested in HypergraphPartitioning are comparing it to the libraries listed below
Sorting:
- GPU-based logic synthesis tool☆97Updated 2 months ago
- The first version of TritonPart☆31Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆88Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- Artificial Netlist Generator☆46Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Updated 3 weeks ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆61Updated 7 months ago
- ☆36Updated 5 years ago
- ☆26Updated last month
- ☆30Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 6 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- ☆31Updated 2 years ago
- ☆79Updated last month
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated last month
- ☆26Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Updated last year
- EPFL logic synthesis benchmarks☆227Updated 2 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆78Updated 7 months ago
- ☆31Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- ☆23Updated last year
- ☆15Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- ☆97Updated 7 months ago
- ☆32Updated 4 years ago