TILOS-AI-Institute / HypergraphPartitioning
Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
☆58Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for HypergraphPartitioning
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 2 months ago
- GPU-based logic synthesis tool☆67Updated 3 months ago
- ☆25Updated 4 years ago
- The first version of TritonPart☆21Updated 10 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated last week
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆97Updated 4 months ago
- Artificial Netlist Generator☆32Updated 7 months ago
- ☆27Updated 11 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- ☆49Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated this week
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated last month
- ☆23Updated 3 years ago
- ☆49Updated 2 weeks ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆31Updated last week
- This the contains the test examples and validator tool for the ISPD2021 Wafer-Scale Physics Modeling contest.☆18Updated 3 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆122Updated 3 months ago
- ☆20Updated 6 months ago
- ☆12Updated last month
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆17Updated last month
- ☆29Updated last year
- ☆17Updated last year
- ☆28Updated 2 years ago
- VLSI EDA Global Router☆68Updated 6 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆113Updated last month
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆39Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆128Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆115Updated last month