TILOS-AI-Institute / HypergraphPartitioningLinks
Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
☆76Updated last month
Alternatives and similar repositories for HypergraphPartitioning
Users that are interested in HypergraphPartitioning are comparing it to the libraries listed below
Sorting:
- GPU-based logic synthesis tool☆97Updated last month
- The first version of TritonPart☆31Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- Artificial Netlist Generator☆46Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 6 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- ☆29Updated last year
- ☆31Updated 2 years ago
- ☆22Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- ☆25Updated 3 weeks ago
- ☆35Updated 5 years ago
- ☆77Updated 2 weeks ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 5 months ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated 3 weeks ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- ☆90Updated 6 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆60Updated 7 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated this week
- ☆24Updated last year
- ☆41Updated 3 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆72Updated 5 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆75Updated 6 months ago
- ☆32Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆135Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆53Updated 11 months ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago