TILOS-AI-Institute / HypergraphPartitioning
Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
☆58Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for HypergraphPartitioning
- GPU-based logic synthesis tool☆69Updated 4 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 3 months ago
- ☆26Updated 4 years ago
- The first version of TritonPart☆22Updated 10 months ago
- ☆27Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- ☆20Updated 7 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆99Updated this week
- Artificial Netlist Generator☆33Updated 8 months ago
- This the contains the test examples and validator tool for the ISPD2021 Wafer-Scale Physics Modeling contest.☆18Updated 3 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆76Updated 3 weeks ago
- ☆29Updated last year
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆40Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago
- ☆17Updated last month
- DATC Robust Design Flow.☆37Updated 4 years ago
- ☆36Updated 10 months ago
- Collection of digital hardware modules & projects (benchmarks)☆33Updated last week
- ☆53Updated last month
- Timing prediction dataset download and instructions.☆13Updated last year
- ☆50Updated 3 years ago
- ☆21Updated 4 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆20Updated this week
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆36Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- Optimal gate sizing of digital circuits using geometric programming☆10Updated 8 years ago