arc-research-lab / AIMLinks
AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper accepted to ICCAD2023)!
☆25Updated 4 months ago
Alternatives and similar repositories for AIM
Users that are interested in AIM are comparing it to the libraries listed below
Sorting:
- A research shell for Alveo V80☆17Updated 2 weeks ago
- ☆59Updated 6 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- ☆10Updated 2 years ago
- ☆14Updated 2 years ago
- ☆13Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- ☆72Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated this week
- ☆40Updated last year
- ☆24Updated 4 years ago
- ☆58Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 4 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆66Updated this week
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆59Updated 3 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆42Updated last week
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- ☆49Updated 3 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆37Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 3 months ago
- ACM TODAES Best Paper Award, 2022☆28Updated last year