jianyicheng / DSS
DASS HLS Compiler
☆27Updated last year
Related projects ⓘ
Alternatives and complementary repositories for DSS
- A hardware synthesis framework with multi-level paradigm☆35Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- ☆11Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆34Updated 6 months ago
- ☆26Updated 7 years ago
- ☆86Updated 8 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆79Updated last month
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆55Updated last month
- ☆57Updated last year
- Project repo for the POSH on-chip network generator☆43Updated last year
- ☆50Updated this week
- A polyhedral compiler for hardware accelerators☆56Updated 3 months ago
- ☆27Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆57Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- ☆23Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- ☆33Updated 3 years ago
- A tool to generate optimized hardware files for univariate functions.☆19Updated 7 months ago
- ☆14Updated 2 years ago
- Next generation CGRA generator☆106Updated this week
- EQueue Dialect☆39Updated 2 years ago