jianyicheng / DSSLinks
DASS HLS Compiler
☆29Updated 2 years ago
Alternatives and similar repositories for DSS
Users that are interested in DSS are comparing it to the libraries listed below
Sorting:
- ☆87Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆59Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- ☆29Updated 8 years ago
- ☆16Updated 2 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- A DSL for Systolic Arrays☆82Updated 6 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 3 months ago
- ILA Model Database☆23Updated 5 years ago
- Public release☆56Updated 6 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- ☆61Updated last week
- CGRA framework with vectorization support.☆35Updated this week
- Next generation CGRA generator☆115Updated this week
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- ☆24Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago
- ☆15Updated 2 years ago