Xilinx / fpga24_routing_contestLinks
Runtime-First FPGA Interchange Routing Contest @ FPGA’24
☆34Updated 7 months ago
Alternatives and similar repositories for fpga24_routing_contest
Users that are interested in fpga24_routing_contest are comparing it to the libraries listed below
Sorting:
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- Next generation CGRA generator☆118Updated this week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 3 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- Open source process design kit for 28nm open process☆72Updated last year
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆44Updated 5 years ago
- IDEA project source files☆111Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- SRAM☆22Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- ☆108Updated 6 years ago
- This is a tutorial on standard digital design flow☆82Updated 4 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆20Updated last year
- A configurable SRAM generator☆56Updated 4 months ago
- ☆29Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆65Updated 8 months ago
- ☆46Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month