Xilinx / fpga24_routing_contestLinks
Runtime-First FPGA Interchange Routing Contest @ FPGA’24
☆33Updated 4 months ago
Alternatives and similar repositories for fpga24_routing_contest
Users that are interested in fpga24_routing_contest are comparing it to the libraries listed below
Sorting:
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- A configurable SRAM generator☆56Updated 2 months ago
- ☆27Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Next generation CGRA generator☆115Updated this week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- ☆44Updated 5 years ago
- SRAM☆22Updated 5 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 2 months ago
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Open source process design kit for 28nm open process☆65Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- ☆57Updated 6 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆19Updated last year
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago