Xilinx / fpga24_routing_contestLinks
Runtime-First FPGA Interchange Routing Contest @ FPGA’24
☆33Updated 4 months ago
Alternatives and similar repositories for fpga24_routing_contest
Users that are interested in fpga24_routing_contest are comparing it to the libraries listed below
Sorting:
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 10 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 2 weeks ago
- Next generation CGRA generator☆114Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- OpenDesign Flow Database☆16Updated 6 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- ☆44Updated 5 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- ☆105Updated 5 years ago
- ☆87Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- ☆19Updated last year
- SRAM☆22Updated 5 years ago
- A configurable SRAM generator☆54Updated last month
- Open source process design kit for 28nm open process☆61Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- ☆32Updated 8 months ago
- EDA physical synthesis optimization kit☆61Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 5 months ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Tools for working with circuits as graphs in python☆124Updated last year