Xilinx / fpga24_routing_contest
Runtime-First FPGA Interchange Routing Contest @ FPGA’24
☆31Updated 3 months ago
Alternatives and similar repositories for fpga24_routing_contest:
Users that are interested in fpga24_routing_contest are comparing it to the libraries listed below
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆75Updated 10 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- ☆24Updated 5 years ago
- Open Source PHY v2☆25Updated 9 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 9 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- ☆31Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆102Updated 10 months ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- SRAM☆21Updated 4 years ago
- Open source process design kit for 28nm open process☆48Updated 9 months ago
- ☆40Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆29Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆119Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆49Updated this week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆36Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆64Updated 2 weeks ago
- A configurable SRAM generator☆42Updated last month
- sram/rram/mram.. compiler☆30Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆59Updated 3 months ago
- Next generation CGRA generator☆108Updated this week
- Open source RTL simulation acceleration on commodity hardware☆23Updated last year
- Introductory examples for using PYNQ with Alveo☆50Updated last year
- HLS for Networks-on-Chip☆33Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year