Xilinx / fpga24_routing_contest
Runtime-First FPGA Interchange Routing Contest @ FPGA’24
☆31Updated 3 weeks ago
Alternatives and similar repositories for fpga24_routing_contest:
Users that are interested in fpga24_routing_contest are comparing it to the libraries listed below
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 4 months ago
- ☆41Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- ☆31Updated 2 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆76Updated 11 months ago
- SRAM☆21Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆120Updated 2 years ago
- ☆15Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆25Updated last year
- sram/rram/mram.. compiler☆31Updated last year
- ☆55Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆102Updated 11 months ago
- ☆33Updated 5 years ago
- Open source process design kit for 28nm open process☆50Updated 10 months ago
- ☆40Updated 11 months ago
- ☆26Updated 5 years ago
- ☆13Updated 8 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆25Updated 4 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- SystemVerilog frontend for Yosys☆80Updated this week
- Project repo for the POSH on-chip network generator☆44Updated last year
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆39Updated last year
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- An automatic clock gating utility☆45Updated 8 months ago