Runtime-First FPGA Interchange Routing Contest @ FPGA’24
☆35Jun 3, 2025Updated 9 months ago
Alternatives and similar repositories for fpga24_routing_contest
Users that are interested in fpga24_routing_contest are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Mar 20, 2026Updated last week
- ☆60Jul 4, 2022Updated 3 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆92Apr 30, 2025Updated 10 months ago
- Build Customized FPGA Implementations for Vivado☆359Updated this week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆110Mar 9, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆31Oct 12, 2023Updated 2 years ago
- Implementation of hMETIS☆12Aug 2, 2022Updated 3 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆79Jan 15, 2026Updated 2 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆172Apr 25, 2025Updated 11 months ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆15Mar 21, 2024Updated 2 years ago
- RISC-V 32i Pipeline CPU and Assembler☆18May 6, 2022Updated 3 years ago
- ILAng documentation☆10Nov 2, 2025Updated 4 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- Tiny Tapeout project build tools + chip integration scripts☆31Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆14Jul 19, 2024Updated last year
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆110Feb 12, 2025Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆158Jan 16, 2026Updated 2 months ago
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆15Jan 5, 2026Updated 2 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆170Nov 7, 2023Updated 2 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆46Dec 24, 2018Updated 7 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- Coriolis VLSI EDA Tool (LIP6)☆83Jan 25, 2026Updated 2 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆28Oct 6, 2025Updated 5 months ago
- ☆17Feb 3, 2023Updated 3 years ago
- ☆33Jan 7, 2025Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,214Updated this week
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 4 months ago
- ☆87Mar 5, 2024Updated 2 years ago
- ☆17Mar 2, 2021Updated 5 years ago
- HLS-based Graph Processing Framework on FPGAs☆149Oct 11, 2022Updated 3 years ago
- PYNQ Composabe Overlays☆75Jun 17, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- PROTON - A Python Framework for Physics-Based Electromigration Assessment on Contemporary VLSI Power Grids☆18Sep 10, 2024Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆255Oct 11, 2024Updated last year
- work in progress, playing around with btor2 in rust☆12Feb 24, 2026Updated last month
- ☆20Aug 4, 2022Updated 3 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Jul 22, 2025Updated 8 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated last month