Runtime-First FPGA Interchange Routing Contest @ FPGA’24
☆37Jun 3, 2025Updated last year
Alternatives and similar repositories for fpga24_routing_contest
Users that are interested in fpga24_routing_contest are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19May 25, 2026Updated 5 months ago
- ☆64Jul 4, 2022Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆103Apr 30, 2025Updated last year
- Build Customized FPGA Implementations for Vivado☆397Updated this week
- FPL'26 Optimization Contest☆55Sep 15, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Generate Synthetic Benchmarks for FPGA Research☆10Aug 16, 2022Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆91Aug 4, 2026Updated 3 months ago
- ☆32Oct 12, 2023Updated 3 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆134Dec 20, 2022Updated 3 years ago
- ☆14Aug 24, 2026Updated 2 months ago
- Implementation of hMETIS☆12Aug 2, 2022Updated 4 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆16Mar 21, 2024Updated 2 years ago
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- RISC-V 32i Pipeline CPU and Assembler☆19May 6, 2022Updated 4 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆117Apr 27, 2026Updated 6 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆186Apr 25, 2025Updated last year
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆93Feb 11, 2020Updated 6 years ago
- Hardware transactions library for Amaranth☆32Updated this week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated last month
- work in progress, playing around with btor2 in rust☆16Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Tenstorrent reference design (harness) for the Open Chiplet Atlas (OCA) architecture☆23Updated this week
- This repository contains the training material for Tapeout Pakistan OpenLane workshop conducted by MERL-UIT.☆10Oct 23, 2021Updated 5 years ago
- ILAng documentation☆12Nov 2, 2025Updated last year
- GPU-based logic synthesis tool☆111Mar 31, 2026Updated 7 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Pathfinder routing algorithm practice☆16May 2, 2017Updated 9 years ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆35May 3, 2026Updated 6 months ago
- ☆113Jun 20, 2025Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆48Oct 19, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆21Sep 15, 2024Updated 2 years ago
- PYNQ Composabe Overlays☆81Jun 17, 2024Updated 2 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆17Jan 9, 2026Updated 9 months ago
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- Verilog design for hardware ray-caster game☆11Aug 14, 2023Updated 3 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- ☆16Oct 14, 2026Updated 3 weeks ago