cuhk-eda / cu-gr
CUGR, VLSI Global Routing Tool Developed by CUHK
☆121Updated last year
Related projects ⓘ
Alternatives and complementary repositories for cu-gr
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆128Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆122Updated 4 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆99Updated 4 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- VLSI EDA Global Router☆68Updated 6 years ago
- UCSD Detailed Router☆79Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- A parallel global router using the Galois framework☆25Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆147Updated last year
- ☆35Updated 10 months ago
- ☆25Updated 4 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆116Updated last month
- DATC RDF☆48Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- GPU-based logic synthesis tool☆68Updated 4 months ago
- RePlAce global placement tool☆215Updated 4 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆46Updated 4 months ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- ☆17Updated last year
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- IDEA project source files☆98Updated last week
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 5 years ago
- A LEF/DEF Utility.☆27Updated 5 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆89Updated 4 years ago
- Database and Tool Framework for EDA☆103Updated 3 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆51Updated 2 years ago
- ☆50Updated 3 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- Mirror of the Si2 LEF/DEF parser (v5.8)☆12Updated 3 years ago