CUGR, VLSI Global Routing Tool Developed by CUHK
☆166Feb 27, 2023Updated 3 years ago
Alternatives and similar repositories for cu-gr
Users that are interested in cu-gr are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆153Mar 20, 2023Updated 3 years ago
- ☆59Jan 3, 2024Updated 2 years ago
- UCSD Detailed Router☆100Jan 5, 2021Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆62Aug 10, 2020Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆143Jul 20, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A parallel global router using the Galois framework☆32Apr 6, 2026Updated 6 months ago
- ☆41Nov 3, 2020Updated 5 years ago
- VLSI EDA Global Router☆85Feb 15, 2026Updated 8 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆199May 19, 2025Updated last year
- Global Router Built for ICCAD Contest 2019☆35Mar 20, 2020Updated 6 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆63Apr 22, 2022Updated 4 years ago
- Deep learning toolkit-enabled VLSI placement☆1,060Jul 18, 2026Updated 3 months ago
- Applying Deep Q-learning for Global Routing☆133Sep 15, 2020Updated 6 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆172Jul 8, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆23Dec 20, 2018Updated 7 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆65Jul 11, 2024Updated 2 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆93Feb 11, 2020Updated 6 years ago
- RePlAce global placement tool☆255Aug 13, 2020Updated 6 years ago
- GPU-based logic synthesis tool☆111Mar 31, 2026Updated 7 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆32Feb 25, 2022Updated 4 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆722Dec 26, 2025Updated 10 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆519May 17, 2026Updated 5 months ago
- DATC Robust Design Flow.☆37Jan 21, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆101Aug 22, 2024Updated 2 years ago
- ☆26Nov 25, 2024Updated last year
- ☆123Oct 15, 2026Updated 2 weeks ago
- nthu-route 2.11☆14Aug 5, 2019Updated 7 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆216Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,244Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆356Sep 30, 2026Updated last month
- A Python library that reads LEF and DEF files, extract the RC parasitics and generate their corresponding SPEF file.☆19Sep 23, 2020Updated 6 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆185Apr 25, 2025Updated last year
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆327Nov 23, 2025Updated 11 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago
- Database and Tool Framework for EDA☆128Jan 25, 2021Updated 5 years ago