CUGR, VLSI Global Routing Tool Developed by CUHK
☆142Feb 27, 2023Updated 3 years ago
Alternatives and similar repositories for cu-gr
Users that are interested in cu-gr are comparing it to the libraries listed below
Sorting:
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Aug 10, 2020Updated 5 years ago
- ☆50Jan 3, 2024Updated 2 years ago
- VLSI EDA Global Router☆80Feb 15, 2026Updated 2 weeks ago
- ☆36Nov 3, 2020Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆192May 19, 2025Updated 9 months ago
- Deep learning toolkit-enabled VLSI placement☆947Feb 19, 2026Updated last week
- A parallel global router using the Galois framework☆31Jul 5, 2023Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Dec 20, 2018Updated 7 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 5 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆59Apr 22, 2022Updated 3 years ago
- Applying Deep Q-learning for Global Routing☆130Sep 15, 2020Updated 5 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆62Jul 11, 2024Updated last year
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 3 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated last year
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆90Aug 22, 2024Updated last year
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆451Jul 17, 2025Updated 7 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- A LEF/DEF Utility.☆33Aug 15, 2019Updated 6 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆171Apr 25, 2025Updated 10 months ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,450Updated this week
- ☆81Jan 5, 2026Updated last month
- The Ranking Cost algorithm for multi-path routing of gridworld.(多智能体路径规划，电路规划)☆19Dec 20, 2021Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Feb 25, 2022Updated 4 years ago
- ☆19Oct 28, 2024Updated last year
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 6 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- ☆339Jan 13, 2026Updated last month
- Machine Generated Analog IC Layout☆270Apr 24, 2024Updated last year