cuhk-eda / cu-grLinks
CUGR, VLSI Global Routing Tool Developed by CUHK
☆142Updated 2 years ago
Alternatives and similar repositories for cu-gr
Users that are interested in cu-gr are comparing it to the libraries listed below
Sorting:
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆190Updated 8 months ago
- UCSD Detailed Router☆96Updated 5 years ago
- VLSI EDA Global Router☆80Updated 8 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Updated 3 weeks ago
- RePlAce global placement tool☆246Updated 5 years ago
- ☆50Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Updated 5 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆169Updated 9 months ago
- ☆36Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- DATC RDF☆50Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Updated 3 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆62Updated 7 months ago
- A parallel global router using the Galois framework☆30Updated 2 years ago
- Global Router Built for ICCAD Contest 2019☆34Updated 5 years ago
- Database and Tool Framework for EDA☆123Updated 5 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 7 years ago
- GPU-based logic synthesis tool☆97Updated 2 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆46Updated 7 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆88Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- Machine Generated Analog IC Layout☆267Updated last year
- ☆32Updated 4 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆18Updated 4 years ago
- ☆158Updated 2 years ago
- ☆79Updated last month