Blaok / soda
Stencil with Optimized Dataflow Architecture
☆12Updated 8 months ago
Related projects ⓘ
Alternatives and complementary repositories for soda
- ☆22Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- ☆15Updated 2 years ago
- ☆3Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆19Updated this week
- ☆13Updated 4 years ago
- ☆20Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆13Updated last year
- An HBM FPGA based SpMV Accelerator☆9Updated 2 months ago
- Fast Floating Point Operators for High Level Synthesis☆19Updated last year
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- ☆17Updated 6 years ago
- ☆15Updated last year
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- ☆33Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆37Updated last year
- A DAG processor and compiler for a tree-based spatial datapath.☆12Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆36Updated 6 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- The Verilog source code for DRUM approximate multiplier.☆28Updated last year
- DASS HLS Compiler☆27Updated last year