Blaok / sodaLinks
Stencil with Optimized Dataflow Architecture
☆12Updated last year
Alternatives and similar repositories for soda
Users that are interested in soda are comparing it to the libraries listed below
Sorting:
- ☆4Updated 4 years ago
- ☆27Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 6 years ago
- ☆16Updated 7 years ago
- ☆71Updated 2 years ago
- ☆10Updated 2 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆20Updated last year
- An HBM FPGA based SpMV Accelerator☆12Updated 9 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆13Updated 4 years ago
- ☆23Updated 2 years ago
- ☆29Updated 6 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆36Updated 2 weeks ago
- DASS HLS Compiler☆29Updated last year
- Approximate arithmetic circuits for FPGAs☆12Updated 5 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- ☆16Updated 3 years ago
- ☆35Updated 4 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 9 years ago