Blaok / soda
Stencil with Optimized Dataflow Architecture
☆12Updated 8 months ago
Related projects ⓘ
Alternatives and complementary repositories for soda
- ☆22Updated 5 years ago
- ☆13Updated 4 years ago
- ☆3Updated 3 years ago
- ☆17Updated 6 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- Fast Floating Point Operators for High Level Synthesis☆17Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆16Updated this week
- ☆20Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- HLS project modeling various sparse accelerators.☆11Updated 2 years ago
- ☆69Updated last year
- A DAG processor and compiler for a tree-based spatial datapath.☆12Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆34Updated 6 months ago
- ☆18Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 8 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- ☆15Updated last year
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- ☆11Updated last year
- An HBM FPGA based SpMV Accelerator☆9Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- RISC-V ISA based 32-bit processor written in HLS☆15Updated 5 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- CNN accelerator☆26Updated 7 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago