Blaok / sodaLinks
Stencil with Optimized Dataflow Architecture
☆12Updated last year
Alternatives and similar repositories for soda
Users that are interested in soda are comparing it to the libraries listed below
Sorting:
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- ☆27Updated 6 years ago
- ☆72Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆16Updated last year
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago
- ☆16Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago
- ACM TODAES Best Paper Award, 2022☆30Updated 2 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 8 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆16Updated 7 years ago
- ☆15Updated 2 years ago
- ☆15Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 3 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 5 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆14Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ☆36Updated 4 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13Updated 6 years ago