kahypar / kahyparView external linksLinks
KaHyPar (Karlsruhe Hypergraph Partitioning) is a multilevel hypergraph partitioning framework providing direct k-way and recursive bisection based partitioning algorithms that compute solutions of very high quality.
☆508Jan 14, 2026Updated last month
Alternatives and similar repositories for kahypar
Users that are interested in kahypar are comparing it to the libraries listed below
Sorting:
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆172Updated this week
- Implementation of the HYPE hypergraph partitioner.☆22Dec 5, 2019Updated 6 years ago
- Deep learning toolkit-enabled VLSI placement☆940Dec 28, 2025Updated last month
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆77Jan 15, 2026Updated last month
- Multi-way graph partitioning algorithms: FMS (Fiduccia-Mattheyses-Sanchis), PLM (Partitioning by Locked Moves), PFM (Partitioning by Free…☆38Dec 27, 2025Updated last month
- More Hierarchy in Route Planning Using Edge Hierarchies☆14Mar 4, 2020Updated 5 years ago
- Shared-Memory and Distributed-Memory Parallel Graph Partitioning☆49Jan 22, 2026Updated 3 weeks ago
- Multi-way hypergraph partitioning algorithms: FMS (Fiduccia-Mattheyses-Sanchis), PLM (Partitioning by Locked Moves), PFM (Partitioning by…☆21Dec 27, 2025Updated last month
- The implementation is based on the Fiduccia-Mattheyses algorithm.☆28Jul 17, 2016Updated 9 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆190May 19, 2025Updated 8 months ago
- Python package for hypergraph analysis and visualization.☆676Apr 17, 2025Updated 10 months ago
- The first version of TritonPart☆31Jan 2, 2024Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆90Apr 30, 2025Updated 9 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆157Jan 16, 2026Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 2 years ago
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 2 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆446Jul 17, 2025Updated 7 months ago
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- ☆61Mar 8, 2021Updated 4 years ago
- C++ logic network library☆277Sep 30, 2025Updated 4 months ago
- Dynamic Hashed Blocks (DHB) data structure for dynamic graphs☆12Sep 8, 2025Updated 5 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- Code for generative hypergraph clustering via modularity-like objective functions.☆26Jun 10, 2022Updated 3 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆116May 18, 2023Updated 2 years ago
- Galois: C++ library for multi-core and multi-node parallelization☆347May 16, 2024Updated last year
- ☆278Jan 15, 2021Updated 5 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,118Feb 9, 2026Updated last week
- OpenSTA engine☆551Feb 9, 2026Updated last week
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆299Jan 5, 2026Updated last month
- A logic synthesis tool☆84Sep 8, 2025Updated 5 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆107Jul 2, 2025Updated 7 months ago
- A pytorch library for graph and hypergraph computation.☆830Dec 31, 2025Updated last month
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Jan 8, 2025Updated last year
- Home of ALP/GraphBLAS and ALP/Pregel, featuring shared- and distributed-memory auto-parallelisation of linear algebraic and vertex-centri…☆33Updated this week
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- Hyper optimized contraction trees for large tensor networks and einsums☆230Feb 5, 2026Updated last week