ABKGroup / PlacementEssentialReadingsLinks
☆57Updated 4 years ago
Alternatives and similar repositories for PlacementEssentialReadings
Users that are interested in PlacementEssentialReadings are comparing it to the libraries listed below
Sorting:
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆138Updated 3 months ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆21Updated 2 years ago
- Artificial Netlist Generator☆42Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆28Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- Analog Placement Quality Prediction☆24Updated 2 years ago
- RePlAce global placement tool☆239Updated 5 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆281Updated 4 months ago
- ☆46Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- ☆33Updated 4 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆50Updated 10 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆40Updated last week
- VLSI EDA Global Router☆75Updated 7 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆17Updated 3 years ago
- ☆31Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Machine Generated Analog IC Layout☆252Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆51Updated 3 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆43Updated 6 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆177Updated 4 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆399Updated 2 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆71Updated 3 months ago