ABKGroup / PlacementEssentialReadings
☆50Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for PlacementEssentialReadings
- Artificial Netlist Generator☆33Updated 8 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 3 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆99Updated this week
- ☆26Updated 4 years ago
- ☆15Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆123Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- ☆29Updated last year
- Analog Placement Quality Prediction☆19Updated last year
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- ☆20Updated last month
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- ☆17Updated last year
- ☆36Updated 10 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆128Updated last year
- GPU-based logic synthesis tool☆69Updated 4 months ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆51Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆30Updated 2 weeks ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆17Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆19Updated 2 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆19Updated 3 weeks ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆12Updated 3 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆36Updated last month
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- ☆27Updated 11 months ago
- VLSI EDA Global Router☆69Updated 6 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆58Updated 3 weeks ago
- Rsyn – An Extensible Physical Synthesis Framework☆122Updated 4 months ago