ABKGroup / PlacementEssentialReadingsLinks
☆59Updated 4 years ago
Alternatives and similar repositories for PlacementEssentialReadings
Users that are interested in PlacementEssentialReadings are comparing it to the libraries listed below
Sorting:
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆80Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆140Updated 4 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆52Updated 11 months ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- Artificial Netlist Generator☆43Updated last year
- RePlAce global placement tool☆239Updated 5 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆47Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆72Updated last week
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆68Updated 3 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆135Updated 3 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆54Updated 4 months ago
- ☆34Updated 4 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- ☆31Updated 3 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆58Updated 3 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆31Updated 2 years ago
- Machine Generated Analog IC Layout☆256Updated last year
- ☆34Updated 4 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆283Updated last month
- Mirror of the Si2 LEF/DEF parser (v5.8)☆17Updated 4 years ago
- ☆18Updated 4 years ago
- ☆16Updated last year