Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
☆199May 19, 2025Updated last year
Alternatives and similar repositories for Limbo
Users that are interested in Limbo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Deep learning toolkit-enabled VLSI placement☆1,055Jul 18, 2026Updated 2 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆143Jul 20, 2024Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆165Feb 27, 2023Updated 3 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆171Jul 8, 2026Updated 3 months ago
- RePlAce global placement tool☆255Aug 13, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆152Mar 20, 2023Updated 3 years ago
- ☆15Mar 22, 2022Updated 4 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆137Apr 23, 2023Updated 3 years ago
- An open multiple patterning framework☆87May 17, 2024Updated 2 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆720Dec 26, 2025Updated 9 months ago
- ☆32Oct 12, 2023Updated 3 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆32Apr 8, 2023Updated 3 years ago
- Database and Tool Framework for EDA☆128Jan 25, 2021Updated 5 years ago
- GPU-based logic synthesis tool☆111Mar 31, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆184Apr 25, 2025Updated last year
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆512May 17, 2026Updated 4 months ago
- UCSD Detailed Router☆100Jan 5, 2021Updated 5 years ago
- EDA wiki☆55Mar 1, 2023Updated 3 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆23Sep 15, 2026Updated 3 weeks ago
- Macro placement tool for OpenROAD flow☆27Aug 13, 2020Updated 6 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- Library of corner stitching structure☆20Jun 3, 2015Updated 11 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆50Jan 23, 2021Updated 5 years ago
- Machine Generated Analog IC Layout☆297Apr 24, 2024Updated 2 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 3 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 7 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- VLSI EDA Global Router☆85Feb 15, 2026Updated 7 months ago
- Global Router Built for ICCAD Contest 2019☆35Mar 20, 2020Updated 6 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆354Sep 30, 2026Updated last week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆102Apr 30, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Jul 16, 2020Updated 6 years ago
- An open-source EDA infrastructure and tools from netlist to GDS☆550Jul 9, 2026Updated 3 months ago
- iccad contest 2022 problem B☆17Sep 4, 2022Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- Python iterface for Cadence LEF/DEF parser.☆41Oct 31, 2023Updated 2 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆65Jul 11, 2024Updated 2 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,166Updated this week