limbo018 / LimboLinks
Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
☆179Updated 4 months ago
Alternatives and similar repositories for Limbo
Users that are interested in Limbo are comparing it to the libraries listed below
Sorting:
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆139Updated 3 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- VLSI EDA Global Router☆75Updated 7 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆155Updated 5 months ago
- UCSD Detailed Router☆91Updated 4 years ago
- RePlAce global placement tool☆239Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- Database and Tool Framework for EDA☆118Updated 4 years ago
- ☆106Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆62Updated last month
- DATC RDF☆50Updated 5 years ago
- GPU-based logic synthesis tool☆90Updated 2 months ago
- EDA physical synthesis optimization kit☆62Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 8 months ago
- ☆87Updated 3 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆96Updated 3 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- ☆77Updated 3 months ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- Open Source Detailed Placement engine☆39Updated 5 years ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- IDEA project source files☆109Updated last month
- Machine Generated Analog IC Layout☆255Updated last year
- Delay Calculation ToolKit☆32Updated 3 years ago
- A parallel global router using the Galois framework☆30Updated 2 years ago