limbo018 / LimboLinks
Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
☆190Updated 8 months ago
Alternatives and similar repositories for Limbo
Users that are interested in Limbo are comparing it to the libraries listed below
Sorting:
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆157Updated 3 weeks ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- VLSI EDA Global Router☆80Updated 8 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Updated 5 years ago
- UCSD Detailed Router☆96Updated 5 years ago
- RePlAce global placement tool☆246Updated 5 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆170Updated 9 months ago
- Database and Tool Framework for EDA☆123Updated 5 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- GPU-based logic synthesis tool☆97Updated 2 months ago
- ☆109Updated 6 years ago
- ☆13Updated last year
- DATC RDF☆50Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- Global Router Built for ICCAD Contest 2019☆34Updated 5 years ago
- ☆50Updated 2 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Updated 3 years ago
- ☆95Updated 7 months ago
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- ☆36Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- IDEA project source files☆111Updated 3 months ago
- ☆97Updated 7 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago