limbo018 / Limbo
Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
☆150Updated last month
Alternatives and similar repositories for Limbo:
Users that are interested in Limbo are comparing it to the libraries listed below
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆122Updated 6 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆112Updated last month
- UCSD Detailed Router☆84Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆135Updated 4 months ago
- IDEA project source files☆102Updated 3 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 11 months ago
- An open multiple patterning framework☆72Updated 8 months ago
- Database and Tool Framework for EDA☆110Updated 4 years ago
- RePlAce global placement tool☆223Updated 4 years ago
- ☆102Updated 5 years ago
- DATC RDF☆49Updated 4 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆56Updated 8 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆89Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆117Updated last year
- A parallel global router using the Galois framework☆27Updated last year
- ☆74Updated 2 weeks ago
- Open Source Detailed Placement engine☆36Updated 5 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Machine Generated Analog IC Layout☆220Updated 9 months ago
- Delay Calculation ToolKit☆27Updated 2 years ago
- GPU-based logic synthesis tool☆80Updated 7 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆54Updated 2 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆40Updated 3 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆141Updated 7 months ago