Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
☆192May 19, 2025Updated 9 months ago
Alternatives and similar repositories for Limbo
Users that are interested in Limbo are comparing it to the libraries listed below
Sorting:
- Deep learning toolkit-enabled VLSI placement☆947Feb 19, 2026Updated last week
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- An open multiple patterning framework☆83May 17, 2024Updated last year
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- EDA wiki☆53Mar 1, 2023Updated 3 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆171Apr 25, 2025Updated 10 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- Machine Generated Analog IC Layout☆271Apr 24, 2024Updated last year
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆451Jul 17, 2025Updated 7 months ago
- ☆31Oct 12, 2023Updated 2 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆301Jan 5, 2026Updated last month
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆28Apr 8, 2023Updated 2 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- VLSI EDA Global Router☆80Feb 15, 2026Updated 2 weeks ago
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆90Apr 30, 2025Updated 10 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆62Jul 11, 2024Updated last year
- An open-source EDA infrastructure and tools from netlist to GDS☆490Jan 10, 2026Updated last month
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Python iterface for Cadence LEF/DEF parser.☆33Oct 31, 2023Updated 2 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,450Updated this week
- C++ library and command-line utility for reading GDSII geometry files☆53Nov 12, 2020Updated 5 years ago
- Library of corner stitching structure☆19Jun 3, 2015Updated 10 years ago
- C++ logic network library☆279Sep 30, 2025Updated 5 months ago
- OpenSTA engine☆551Updated this week
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated last year
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆19Oct 8, 2021Updated 4 years ago