limbo018 / Limbo
Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
☆146Updated last year
Related projects ⓘ
Alternatives and complementary repositories for Limbo
- CUGR, VLSI Global Routing Tool Developed by CUHK☆121Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆128Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆122Updated 3 months ago
- VLSI EDA Global Router☆68Updated 6 years ago
- UCSD Detailed Router☆79Updated 3 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆97Updated 4 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- ☆99Updated 4 years ago
- IDEA project source files☆97Updated 2 months ago
- A parallel global router using the Galois framework☆25Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆115Updated last month
- ☆25Updated 4 years ago
- An open multiple patterning framework☆70Updated 5 months ago
- DATC RDF☆48Updated 4 years ago
- Machine Generated Analog IC Layout☆212Updated 6 months ago
- Database and Tool Framework for EDA☆103Updated 3 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆89Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- RePlAce global placement tool☆215Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated last week
- EDA physical synthesis optimization kit☆49Updated 11 months ago
- EPFL logic synthesis benchmarks☆164Updated 2 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆51Updated 2 years ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- ☆29Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 5 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆46Updated 3 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated last year
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago