limbo018 / Limbo
Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
☆157Updated 4 months ago
Alternatives and similar repositories for Limbo:
Users that are interested in Limbo are comparing it to the libraries listed below
- CUGR, VLSI Global Routing Tool Developed by CUHK☆133Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆140Updated 2 weeks ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆121Updated 4 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆133Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆102Updated last year
- UCSD Detailed Router☆85Updated 4 years ago
- VLSI EDA Global Router☆72Updated 7 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- IDEA project source files☆106Updated 6 months ago
- An open multiple patterning framework☆75Updated 11 months ago
- Database and Tool Framework for EDA☆113Updated 4 years ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- RePlAce global placement tool☆232Updated 4 years ago
- A parallel global router using the Galois framework☆27Updated last year
- Machine Generated Analog IC Layout☆232Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆27Updated 3 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- DATC RDF☆50Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated last week
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- ☆79Updated last month
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆57Updated 11 months ago
- EPFL logic synthesis benchmarks☆187Updated 8 months ago
- ☆156Updated last month
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆125Updated 7 months ago
- ☆30Updated 4 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆51Updated 9 months ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- A logic synthesis tool☆73Updated last month