Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
☆194May 19, 2025Updated 10 months ago
Alternatives and similar repositories for Limbo
Users that are interested in Limbo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Deep learning toolkit-enabled VLSI placement☆961Feb 19, 2026Updated last month
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆145Feb 27, 2023Updated 3 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆158Jan 16, 2026Updated 2 months ago
- RePlAce global placement tool☆247Aug 13, 2020Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 3 years ago
- An open multiple patterning framework☆84May 17, 2024Updated last year
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆694Dec 26, 2025Updated 2 months ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆28Apr 8, 2023Updated 2 years ago
- ☆31Oct 12, 2023Updated 2 years ago
- Database and Tool Framework for EDA☆124Jan 25, 2021Updated 5 years ago
- EDA wiki☆54Mar 1, 2023Updated 3 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆172Apr 25, 2025Updated 11 months ago
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- UCSD Detailed Router☆95Jan 5, 2021Updated 5 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆458Jul 17, 2025Updated 8 months ago
- Steiner Shallow-Light Tree for VLSI Routing☆63Jul 11, 2024Updated last year
- Mirror of the Si2 LEF/DEF parser (v5.8)☆19Oct 8, 2021Updated 4 years ago
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- Library of corner stitching structure☆19Jun 3, 2015Updated 10 years ago
- ☆16Jul 16, 2020Updated 5 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Machine Generated Analog IC Layout☆277Apr 24, 2024Updated last year
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 6 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- VLSI EDA Global Router☆81Feb 15, 2026Updated last month
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Jan 23, 2021Updated 5 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆311Jan 5, 2026Updated 2 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Apr 30, 2025Updated 10 months ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,507Updated this week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆110Mar 9, 2024Updated 2 years ago
- An open-source EDA infrastructure and tools from netlist to GDS☆491Mar 11, 2026Updated 2 weeks ago
- Python iterface for Cadence LEF/DEF parser.☆35Oct 31, 2023Updated 2 years ago
- ☆15Apr 30, 2021Updated 4 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago