limbo018 / LimboLinks
Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
☆171Updated last month
Alternatives and similar repositories for Limbo
Users that are interested in Limbo are comparing it to the libraries listed below
Sorting:
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- UCSD Detailed Router☆89Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 11 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆128Updated 3 weeks ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆150Updated 2 months ago
- RePlAce global placement tool☆236Updated 4 years ago
- ☆105Updated 5 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- Database and Tool Framework for EDA☆115Updated 4 years ago
- EDA physical synthesis optimization kit☆59Updated last year
- IDEA project source files☆107Updated 8 months ago
- GPU-based logic synthesis tool☆83Updated 3 weeks ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 2 months ago
- DATC RDF☆51Updated 4 years ago
- ☆76Updated 3 weeks ago
- Machine Generated Analog IC Layout☆239Updated last year
- An open multiple patterning framework☆78Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆52Updated 6 months ago
- A Standalone Structural Verilog Parser☆93Updated 3 years ago
- ☆73Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- EPFL logic synthesis benchmarks☆201Updated last month
- A Design Rule Checker with GPU Acceleration☆52Updated last year
- A parallel global router using the Galois framework☆29Updated 2 years ago
- ☆86Updated 3 weeks ago