cuhk-eda / Xplace
Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
☆119Updated 3 months ago
Alternatives and similar repositories for Xplace:
Users that are interested in Xplace are comparing it to the libraries listed below
- CUGR, VLSI Global Routing Tool Developed by CUHK☆130Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆33Updated 5 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆137Updated last month
- GPU-based logic synthesis tool☆81Updated 9 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆36Updated last month
- ☆43Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆133Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 8 months ago
- UCSD Detailed Router☆84Updated 4 years ago
- VLSI EDA Global Router☆72Updated 7 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- ☆29Updated 4 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 7 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 3 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆157Updated 3 months ago
- ☆53Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆101Updated last year
- ☆10Updated 8 months ago
- DATC RDF☆49Updated 4 years ago
- ☆10Updated 3 years ago
- Artificial Netlist Generator☆37Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆13Updated this week
- Encoder-decoder based generative networks for static and transient thermal analysis☆19Updated 2 years ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆34Updated 2 weeks ago
- Collection of digital hardware modules & projects (benchmarks)☆54Updated 5 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆71Updated 7 months ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆13Updated 3 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆51Updated 9 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆22Updated 5 months ago