cuhk-eda / XplaceLinks
Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization
☆122Updated last week
Alternatives and similar repositories for Xplace
Users that are interested in Xplace are comparing it to the libraries listed below
Sorting:
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆44Updated 3 weeks ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- ☆44Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆39Updated 7 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆28Updated 3 years ago
- ☆30Updated 4 years ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- VLSI EDA Global Router☆73Updated 7 years ago
- UCSD Detailed Router☆87Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆145Updated last month
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 10 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 9 months ago
- Artificial Netlist Generator☆39Updated last year
- DATC RDF☆50Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆168Updated 2 weeks ago
- ☆56Updated 4 years ago
- The first version of TritonPart☆26Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆128Updated 7 months ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆14Updated 3 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆23Updated 6 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆25Updated 2 weeks ago
- RePlAce global placement tool☆233Updated 4 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- Timing prediction dataset download and instructions.☆15Updated last year