cuhk-eda / XplaceLinks
Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization
☆148Updated 5 months ago
Alternatives and similar repositories for Xplace
Users that are interested in Xplace are comparing it to the libraries listed below
Sorting:
- CUGR, VLSI Global Routing Tool Developed by CUHK☆140Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆58Updated 5 months ago
- ☆48Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆133Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆187Updated 6 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆84Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆140Updated 2 years ago
- RePlAce global placement tool☆244Updated 5 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆162Updated 7 months ago
- GPU-based logic synthesis tool☆97Updated 2 weeks ago
- ☆34Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- VLSI EDA Global Router☆77Updated 7 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆287Updated 2 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆70Updated 6 months ago
- UCSD Detailed Router☆94Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated 2 weeks ago
- ☆38Updated 4 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆43Updated 6 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆25Updated last year
- ☆58Updated 4 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆17Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆140Updated 4 months ago
- The first version of TritonPart☆29Updated last year
- ☆156Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆33Updated 2 years ago
- GPU-Accelerated Global Router☆24Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago