cuhk-eda / Xplace
Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
☆113Updated 2 months ago
Alternatives and similar repositories for Xplace:
Users that are interested in Xplace are comparing it to the libraries listed below
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated last year
- ☆26Updated 4 years ago
- GPU-based logic synthesis tool☆80Updated 7 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆123Updated 7 months ago
- ☆44Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆136Updated this week
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆150Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 11 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆27Updated 3 months ago
- UCSD Detailed Router☆84Updated 4 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆21Updated 5 months ago
- DATC RDF☆49Updated 4 years ago
- ☆52Updated 3 years ago
- Artificial Netlist Generator☆35Updated 11 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆66Updated 5 months ago
- ☆29Updated last year
- RePlAce global placement tool☆224Updated 4 years ago
- ☆17Updated last year
- The first version of TritonPart☆23Updated last year
- Mirror of the Si2 LEF/DEF parser (v5.8)☆13Updated 3 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆54Updated 2 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- A parallel global router using the Galois framework☆27Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated last month
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated last month