pkuzjx / eda-collectionLinks
☆107Updated 6 years ago
Alternatives and similar repositories for eda-collection
Users that are interested in eda-collection are comparing it to the libraries listed below
Sorting:
- IDEA project source files☆110Updated last month
- UCSD Detailed Router☆94Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆192Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- EDA physical synthesis optimization kit☆63Updated 2 years ago
- ☆94Updated last week
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆88Updated 7 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆187Updated 6 months ago
- ☆33Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆71Updated 3 weeks ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- ☆183Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- Tools for working with circuits as graphs in python☆127Updated 2 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- ☆36Updated 2 years ago
- DATC RDF☆50Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- A LEF/DEF Utility.☆32Updated 6 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆275Updated 2 weeks ago
- ☆77Updated 5 months ago
- Next generation CGRA generator☆116Updated this week
- ☆216Updated 8 months ago
- Introductory course into static timing analysis (STA).☆99Updated 5 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆57Updated 3 years ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆84Updated last year