☆109Dec 5, 2019Updated 6 years ago
Alternatives and similar repositories for eda-collection
Users that are interested in eda-collection are comparing it to the libraries listed below
Sorting:
- EDA wiki☆53Mar 1, 2023Updated 3 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 7 months ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- EDA wiki☆136Nov 3, 2025Updated 4 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- ☆97Jun 26, 2019Updated 6 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- Deep learning toolkit-enabled VLSI placement☆947Feb 19, 2026Updated 2 weeks ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- DATuner Repository☆17Sep 9, 2018Updated 7 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 9 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- ☆278Jan 15, 2021Updated 5 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆79Jan 15, 2026Updated last month
- A curated list of awesome resources for HDL design and verification☆169Feb 27, 2026Updated last week
- BAG framework☆42Jul 24, 2024Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,210Updated this week
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- ☆31Oct 12, 2023Updated 2 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆85Feb 27, 2026Updated last week
- Machine Generated Analog IC Layout☆271Apr 24, 2024Updated last year
- EPFL logic synthesis benchmarks☆231Nov 18, 2025Updated 3 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- ☆33Jan 24, 2020Updated 6 years ago