Alternatives and similar repositories for eda-collection

Users that are interested in eda-collection are comparing it to the libraries listed below

• daitoto / EDA-wiki

  View on GitHub
  EDA wiki
  ☆53Mar 1, 2023Updated 2 years ago
• aolofsson / POSH

  View on GitHub
  ☆44Jan 26, 2020Updated 6 years ago
• XedaHQ / xeda

  View on GitHub
  Cross EDA Abstraction and Automation
  ☆41Nov 17, 2025Updated 2 months ago
• mattvenn / simulate-gate

  View on GitHub
  Project 1.1 Simulate a Skywater 130nm standard cell using ngspice
  ☆14Jul 18, 2025Updated 6 months ago
• ByronHsu / FRAIGs

  View on GitHub
  C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.
  ☆10Oct 21, 2020Updated 5 years ago
• magical-eda / MAGICAL-CIRCUITS

  View on GitHub
  Circuit release of the MAGICAL project
  ☆40Jan 10, 2020Updated 6 years ago
• ckchengucsd / SMT-based-STDCELL-Layout-Generator-for-PROBE2.0

  View on GitHub
  SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0
  ☆19Jul 22, 2020Updated 5 years ago
• scale-lab / PVTsensors

  View on GitHub
  Designs for Process-Voltage-Temperature (PVT) Sensors with MCU
  ☆24May 8, 2020Updated 5 years ago
• lnis-uofu / LSOracle

  View on GitHub
  IDEA project source files
  ☆111Oct 15, 2025Updated 3 months ago
• cuhk-eda / dr-cu

  View on GitHub
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆142Mar 20, 2023Updated 2 years ago
• pkuzjx / EDA-wiki

  View on GitHub
  EDA wiki
  ☆136Nov 3, 2025Updated 3 months ago
• Yu-Maryland / Gamora

  View on GitHub
  Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)
  ☆56Jan 8, 2025Updated last year
• clin99 / awesome-eda

  View on GitHub
  ☆95Jun 26, 2019Updated 6 years ago
• ckchengucsd / ILP-SAT-Detailed-Router

  View on GitHub
  ILP SAT Detailed Router
  ☆13Apr 14, 2020Updated 5 years ago
• yzwangfeng / reram-synthesis

  View on GitHub
  A synthesis flow for hybrid processing-in-RRAM modes
  ☆12Jul 15, 2021Updated 4 years ago
• jinwookjungs / datc_robust_design_flow

  View on GitHub
  DATC Robust Design Flow.
  ☆36Jan 21, 2020Updated 6 years ago
• limbo018 / DREAMPlace

  View on GitHub
  Deep learning toolkit-enabled VLSI placement
  ☆937Dec 28, 2025Updated last month
• cornell-zhang / datuner

  View on GitHub
  DATuner Repository
  ☆17Sep 9, 2018Updated 7 years ago
• laurentc2 / ASAP7_for_KLayout

  View on GitHub
  KLayout technology files for ASAP7 FinFET educational process
  ☆24Feb 5, 2023Updated 3 years ago
• RsynTeam / rsyn-x

  View on GitHub
  Rsyn – An Extensible Physical Synthesis Framework
  ☆137Jul 20, 2024Updated last year
• limbo018 / Limbo

  View on GitHub
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆190May 19, 2025Updated 8 months ago
• cuhk-eda / ripple-fpga

  View on GitHub
  RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
  ☆91Feb 11, 2020Updated 6 years ago
• thu-nics / awesome_ai4eda

  View on GitHub
  ☆278Jan 15, 2021Updated 5 years ago
• TILOS-AI-Institute / HypergraphPartitioning

  View on GitHub
  Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
  ☆77Jan 15, 2026Updated last month
• hdl / awesome

  View on GitHub
  A curated list of awesome resources for HDL design and verification
  ☆169Feb 6, 2026Updated last week
• bluecheetah / bag

  View on GitHub
  BAG framework
  ☆41Jul 24, 2024Updated last year
• verilog-to-routing / vtr-verilog-to-routing

  View on GitHub
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,199Updated this week
• d-m-bailey / cvc

  View on GitHub
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆33Dec 25, 2025Updated last month
• The-OpenROAD-Project / TritonSizer

  View on GitHub
  UCSD Sizer for leakage/dynamic power recovery, timing recovery
  ☆18Mar 5, 2019Updated 6 years ago
• byuccl / bfat

  View on GitHub
  Bitstream Fault Analysis Tool
  ☆15Jul 17, 2023Updated 2 years ago
• ZipCPU / zipversa

  View on GitHub
  A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure
  ☆17Nov 19, 2019Updated 6 years ago
• eytans / easter-egg

  View on GitHub
  easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once
  ☆13Mar 27, 2025Updated 10 months ago
• TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-Contest

  View on GitHub
  ☆31Oct 12, 2023Updated 2 years ago
• amahzoon / genmul

  View on GitHub
  ☆19Dec 21, 2020Updated 5 years ago
• magical-eda / MAGICAL

  View on GitHub
  Machine Generated Analog IC Layout
  ☆268Apr 24, 2024Updated last year
• ispras / hdl-benchmarks

  View on GitHub
  Collection of digital hardware modules & projects (benchmarks)
  ☆84Dec 5, 2025Updated 2 months ago
• lsils / benchmarks

  View on GitHub
  EPFL logic synthesis benchmarks
  ☆227Nov 18, 2025Updated 2 months ago
• lnis-uofu / OpenFPGA

  View on GitHub
  An Open-source FPGA IP Generator
  ☆1,047Updated this week
• jpsety / verilog_benchmark_circuits

  View on GitHub
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆31Jan 17, 2020Updated 6 years ago