☆111Dec 5, 2019Updated 6 years ago
Alternatives and similar repositories for eda-collection
Users that are interested in eda-collection are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- EDA wiki☆54Mar 1, 2023Updated 3 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 9 months ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 5 months ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆98Jun 26, 2019Updated 6 years ago
- EDA wiki☆137Nov 3, 2025Updated 6 months ago
- ☆284Jan 15, 2021Updated 5 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- Deep learning toolkit-enabled VLSI placement☆981Apr 24, 2026Updated last week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆92Feb 11, 2020Updated 6 years ago
- IDEA project source files☆112Apr 15, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 3 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- ☆31Oct 12, 2023Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆139Jul 20, 2024Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆87Jan 15, 2026Updated 3 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆28Apr 9, 2025Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆145Mar 20, 2023Updated 3 years ago
- An infrastructure for integrated EDA☆42Jul 20, 2023Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,226Updated this week
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- DATuner Repository☆17Sep 9, 2018Updated 7 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆94Apr 30, 2025Updated last year
- ☆99Jun 24, 2025Updated 10 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆56Jan 19, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- GPU-based logic synthesis tool☆102Mar 31, 2026Updated last month
- EPFL logic synthesis benchmarks☆245Mar 3, 2026Updated 2 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆131Apr 23, 2023Updated 3 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆196May 19, 2025Updated 11 months ago
- Build Customized FPGA Implementations for Vivado☆371Apr 29, 2026Updated last week
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago