RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms
☆19Nov 26, 2020Updated 5 years ago
Alternatives and similar repositories for RapidLayout
Users that are interested in RapidLayout are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆94Apr 30, 2025Updated last year
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆14Aug 5, 2024Updated last year
- The 1st Spiking Transformer Benchmark (NeurIPS 2025)☆19Dec 29, 2025Updated 4 months ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆46Sep 13, 2024Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆115Mar 9, 2024Updated 2 years ago
- code of [CVPR22] CodedVTR: Codebook-based Sparse Voxel Transformer with Geometric Guidance☆18Jul 10, 2022Updated 3 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated 2 years ago
- ☆27Jan 22, 2023Updated 3 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆36Aug 28, 2025Updated 8 months ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- This is an example in C++ that uses Creo Toolkit C API to create an L-shaped extrusion with a hole feature. A menu lets you change the pa…☆15Nov 5, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Senior Design☆12Jan 26, 2025Updated last year
- Large language models to diffusion finetuning code☆26Jun 2, 2025Updated 11 months ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 6 years ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated 10 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 13 years ago
- DASS HLS Compiler☆31Oct 4, 2023Updated 2 years ago
- Gray-Scott reaction-diffusion system in 3D using CUDA☆12Jun 8, 2019Updated 6 years ago
- A Python based 8085 assembler.☆13Feb 18, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Code for SelfAugment☆27Dec 16, 2020Updated 5 years ago
- Transferable Adversarial Attacks for Image and Video Object Detection☆14Jul 7, 2020Updated 5 years ago
- 基于flutter的壁纸应用☆17Jun 16, 2021Updated 4 years ago
- This is a python tutorial for ophthalmologist☆11Aug 23, 2019Updated 6 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆129Dec 20, 2022Updated 3 years ago
- a project build the SSD net in pynq-z2☆15Aug 1, 2020Updated 5 years ago
- Home page for Microsoft Phi-Ground tech-report☆23Sep 8, 2025Updated 8 months ago
- This repository contains some of the latest data augmentation techniques and optimizers for image classification using pytorch and the CI…☆29Jul 17, 2021Updated 4 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆29Dec 23, 2025Updated 4 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Animation of Yves Lafont's Interaction Combinators☆23Jan 30, 2022Updated 4 years ago
- Learning Environment-aware and hardware-compatible beam-forming codebooks☆15Mar 8, 2020Updated 6 years ago
- ☆13Apr 15, 2025Updated last year
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆15Mar 21, 2024Updated 2 years ago
- ☆11Sep 20, 2024Updated last year
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago