RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms
☆18Nov 26, 2020Updated 5 years ago
Alternatives and similar repositories for RapidLayout
Users that are interested in RapidLayout are comparing it to the libraries listed below
Sorting:
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆90Apr 30, 2025Updated 10 months ago
- MLIR+EqSat☆25Jan 10, 2026Updated last month
- The 1st Spiking Transformer Benchmark (NeurIPS 2025)☆18Dec 29, 2025Updated 2 months ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆14Aug 5, 2024Updated last year
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- code of [CVPR22] CodedVTR: Codebook-based Sparse Voxel Transformer with Geometric Guidance☆17Jul 10, 2022Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated last year
- ☆46Sep 13, 2024Updated last year
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 7 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- some docs for rookies in nics-efc☆22Mar 17, 2022Updated 3 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆31Aug 28, 2025Updated 6 months ago
- Code for SelfAugment☆27Dec 16, 2020Updated 5 years ago
- ☆27Jan 22, 2023Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Nov 26, 2020Updated 5 years ago
- ☆81Jan 5, 2026Updated last month
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- zombie game☆11Apr 19, 2019Updated 6 years ago
- A small program written in C showing implementations of common image dithering algorithms.☆12Sep 23, 2016Updated 9 years ago
- Recreated gerbers for the Supermicro X11SSH-F motherboard.☆16Aug 2, 2023Updated 2 years ago
- ☆12Apr 15, 2025Updated 10 months ago
- ☆11Oct 28, 2021Updated 4 years ago
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 12 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 5 years ago
- Learning Environment-aware and hardware-compatible beam-forming codebooks☆15Mar 8, 2020Updated 5 years ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated 11 months ago
- Reproduction of "Latent Weights Do Not Exist: Rethinking Binarized Neural Network Optimization" for the Reproducibility challenge@NeurIPS…☆11Jan 14, 2020Updated 6 years ago
- ☆11Aug 5, 2023Updated 2 years ago
- 2D cubic spline approximation☆13Mar 22, 2024Updated last year
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- Easy project templates for pytorch learners☆10Jan 15, 2019Updated 7 years ago
- Large language models to diffusion finetuning code☆24Jun 2, 2025Updated 8 months ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆18Aug 5, 2022Updated 3 years ago