RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms
☆20Sep 15, 2026Updated 3 weeks ago
Alternatives and similar repositories for RapidLayout
Users that are interested in RapidLayout are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆102Apr 30, 2025Updated last year
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆14Aug 5, 2024Updated 2 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 9 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆37Aug 28, 2026Updated last month
- ☆45Sep 13, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- ☆18May 25, 2026Updated 4 months ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- code of [CVPR22] CodedVTR: Codebook-based Sparse Voxel Transformer with Geometric Guidance☆18Jul 10, 2022Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆30Apr 5, 2024Updated 2 years ago
- ☆13Aug 5, 2023Updated 3 years ago
- Anti-Self-Distillation for Reasoning RL via Pointwise Mutual Information☆35May 14, 2026Updated 4 months ago
- ☆27Jan 22, 2023Updated 3 years ago
- A Python based 8085 assembler.☆13Feb 18, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Senior Design☆12Jan 26, 2025Updated last year
- Mixed Integer Quadratic Programming for Python (using MINLP-solver Bonmin)☆14Mar 12, 2018Updated 8 years ago
- ☆37Feb 12, 2026Updated 7 months ago
- Integer Multiplier Generator for Verilog☆26Jul 4, 2025Updated last year
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 7 years ago
- DASS HLS Compiler☆30Oct 4, 2023Updated 3 years ago
- This repository contains some of the latest data augmentation techniques and optimizers for image classification using pytorch and the CI…☆29Jul 17, 2021Updated 5 years ago
- Code for SelfAugment☆27Dec 16, 2020Updated 5 years ago
- This is a python tutorial for ophthalmologist☆11Aug 23, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- TeLLMe: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs [FPGA2026]☆39Mar 11, 2026Updated 6 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆134Dec 20, 2022Updated 3 years ago
- a project build the SSD net in pynq-z2☆15Aug 1, 2020Updated 6 years ago
- MLIR+EqSat☆31Jan 10, 2026Updated 8 months ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆16Mar 21, 2024Updated 2 years ago
- Transferable Adversarial Attacks for Image and Video Object Detection☆14Jul 7, 2020Updated 6 years ago
- ☆11Oct 2, 2026Updated last week
- [FPGA'26 Best Paper Nomination] CXL-SpecKV: A Disaggregated FPGA Speculative KV-Cache for Datacenter LLM Serving☆38Aug 7, 2026Updated 2 months ago
- ☆14Aug 6, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆39Aug 28, 2025Updated last year
- ☆13Apr 15, 2025Updated last year
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Learning Environment-aware and hardware-compatible beam-forming codebooks☆15Mar 8, 2020Updated 6 years ago
- ☆11Sep 20, 2024Updated 2 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- some docs for rookies in nics-efc☆22Mar 17, 2022Updated 4 years ago