watcag / RapidLayout
RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms
☆16Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for RapidLayout
- ☆51Updated 9 months ago
- ☆69Updated last year
- A tool to generate optimized hardware files for univariate functions.☆19Updated 7 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated this week
- ☆55Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆34Updated 6 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆92Updated 7 months ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 3 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆37Updated 2 years ago
- ☆22Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆27Updated last year
- ☆15Updated 2 years ago
- ☆20Updated 2 years ago
- ☆33Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆16Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- SRAM☆20Updated 4 years ago
- DASS HLS Compiler☆27Updated last year