RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms
☆20Nov 26, 2020Updated 5 years ago
Alternatives and similar repositories for RapidLayout
Users that are interested in RapidLayout are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆97Apr 30, 2025Updated last year
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆14Aug 5, 2024Updated 2 years ago
- The 1st Spiking Transformer Benchmark (NeurIPS 2025)☆19Jul 10, 2026Updated last month
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Using e-graphs for logic synthesis (ICCAD'25)☆35Updated this week
- ☆47Sep 13, 2024Updated last year
- ☆18May 25, 2026Updated 2 months ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- code of [CVPR22] CodedVTR: Codebook-based Sparse Voxel Transformer with Geometric Guidance☆18Jul 10, 2022Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆30Apr 5, 2024Updated 2 years ago
- ☆12Aug 5, 2023Updated 3 years ago
- Anti-Self-Distillation for Reasoning RL via Pointwise Mutual Information☆34May 14, 2026Updated 2 months ago
- ☆27Jan 22, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is an example in C++ that uses Creo Toolkit C API to create an L-shaped extrusion with a hole feature. A menu lets you change the pa…☆16Nov 5, 2024Updated last year
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- A Python based 8085 assembler.☆13Feb 18, 2025Updated last year
- Senior Design☆12Jan 26, 2025Updated last year
- Mixed Integer Quadratic Programming for Python (using MINLP-solver Bonmin)☆14Mar 12, 2018Updated 8 years ago
- ☆35Feb 12, 2026Updated 5 months ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated last year
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 7 years ago
- DASS HLS Compiler☆31Oct 4, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Code for SelfAugment☆27Dec 16, 2020Updated 5 years ago
- This is a python tutorial for ophthalmologist☆11Aug 23, 2019Updated 6 years ago
- TeLLMe: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs [FPGA2026]☆33Mar 11, 2026Updated 4 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆130Dec 20, 2022Updated 3 years ago
- a project build the SSD net in pynq-z2☆15Aug 1, 2020Updated 6 years ago
- MLIR+EqSat☆30Jan 10, 2026Updated 7 months ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆16Mar 21, 2024Updated 2 years ago
- Transferable Adversarial Attacks for Image and Video Object Detection☆14Jul 7, 2020Updated 6 years ago
- A curated list of awesome Artificial Life simulators, papers and resources.☆17Dec 9, 2025Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- [FPGA'26 Best Paper Nomination] CXL-SpecKV: A Disaggregated FPGA Speculative KV-Cache for Datacenter LLM Serving☆34Updated this week
- ☆14Aug 6, 2020Updated 6 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆37Aug 28, 2025Updated 11 months ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Learning Environment-aware and hardware-compatible beam-forming codebooks☆15Mar 8, 2020Updated 6 years ago
- ☆11Sep 20, 2024Updated last year
- Agentic Benchmark for LLM-Crafted Heuristics in Combinatorial Optimization (ICLR'26)☆93Apr 25, 2026Updated 3 months ago