NVlabs / CircuitOps
☆72Updated last month
Related projects ⓘ
Alternatives and complementary repositories for CircuitOps
- ☆19Updated 2 weeks ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆30Updated 2 weeks ago
- ☆29Updated last year
- ☆28Updated 2 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆116Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- ☆45Updated last month
- ☆36Updated 7 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- ☆50Updated 3 weeks ago
- EDA physical synthesis optimization kit☆50Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated 3 weeks ago
- ☆25Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆147Updated last year
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆99Updated 4 months ago
- A parallel global router using the Galois framework☆25Updated last year
- Artificial Netlist Generator☆33Updated 8 months ago
- GPU-based logic synthesis tool☆68Updated 4 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆128Updated 5 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆121Updated last year
- A Design Rule Checker with GPU Acceleration☆43Updated last year
- ☆36Updated last year
- VLSI EDA Global Router☆68Updated 6 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆102Updated last year
- DATC RDF☆48Updated 4 years ago
- ☆20Updated 6 months ago