Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.
☆298Nov 23, 2025Updated 4 months ago
Alternatives and similar repositories for EDA-AI
Users that are interested in EDA-AI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [NeurIPS 2022 Spotlight] MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning☆69Jan 5, 2026Updated 2 months ago
- Deep learning toolkit-enabled VLSI placement☆961Feb 19, 2026Updated last month
- Applying Deep Q-learning for Global Routing☆130Sep 15, 2020Updated 5 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆458Jul 17, 2025Updated 8 months ago
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆196Dec 28, 2023Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆158Jan 16, 2026Updated 2 months ago
- [ICML 2023] ChiPFormer: Transferable Chip Placement via Offline Decision Transformer☆54Feb 22, 2026Updated last month
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆311Jan 5, 2026Updated 2 months ago
- ☆1,616Feb 11, 2026Updated last month
- ☆17May 18, 2024Updated last year
- ☆160Jul 12, 2023Updated 2 years ago
- ☆33Dec 16, 2021Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆92Aug 22, 2024Updated last year
- Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"☆31May 23, 2025Updated 10 months ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆17Jun 3, 2023Updated 2 years ago
- ☆31Oct 12, 2023Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Nov 4, 2024Updated last year
- ☆17Jul 2, 2024Updated last year
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆60Apr 22, 2022Updated 3 years ago
- Timing prediction dataset download and instructions.☆18Jun 7, 2023Updated 2 years ago
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 6 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 3 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Apr 30, 2025Updated 10 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆54Sep 22, 2025Updated 6 months ago
- ☆280Jan 15, 2021Updated 5 years ago
- ☆48Mar 14, 2023Updated 3 years ago
- RePlAce global placement tool☆247Aug 13, 2020Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆110Mar 9, 2024Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆24Aug 28, 2024Updated last year
- VLSI EDA Global Router☆81Feb 15, 2026Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆145Feb 27, 2023Updated 3 years ago
- An open-source EDA infrastructure and tools from netlist to GDS☆491Mar 11, 2026Updated 2 weeks ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆188Jun 15, 2025Updated 9 months ago
- ☆61Mar 8, 2021Updated 5 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the Design Rule Check (DRC) violation location.☆13Jun 24, 2023Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 10 months ago
- ☆14Oct 25, 2023Updated 2 years ago
- RL environment for detailed routing.☆46Feb 3, 2025Updated last year
- Training a deep FCN network in PyTorch to route circuit layouts☆67Dec 7, 2022Updated 3 years ago