rachelselinar / ReGDS-Logic-Gate-ExtractionLinks
A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog netlist, in the presence of logic gate defintions from the standard cell library.
☆30Updated 10 months ago
Alternatives and similar repositories for ReGDS-Logic-Gate-Extraction
Users that are interested in ReGDS-Logic-Gate-Extraction are comparing it to the libraries listed below
Sorting:
- EDA physical synthesis optimization kit☆59Updated last year
- EDA wiki☆54Updated 2 years ago
- An open multiple patterning framework☆78Updated last year
- An infrastructure for integrated EDA☆41Updated last year
- DATC Robust Design Flow.☆37Updated 5 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 2 months ago
- ☆105Updated 5 years ago
- ☆33Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 2 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- ☆73Updated last month
- ☆44Updated 5 years ago
- ☆31Updated 3 years ago
- IDEA project source files☆107Updated 8 months ago
- DATC RDF☆51Updated 4 years ago
- Database and Tool Framework for EDA☆115Updated 4 years ago
- UCSD Detailed Router☆89Updated 4 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- Delay Calculation ToolKit☆32Updated 2 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆15Updated 4 years ago