rachelselinar / ReGDS-Logic-Gate-ExtractionLinks
A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog netlist, in the presence of logic gate defintions from the standard cell library.
☆30Updated 10 months ago
Alternatives and similar repositories for ReGDS-Logic-Gate-Extraction
Users that are interested in ReGDS-Logic-Gate-Extraction are comparing it to the libraries listed below
Sorting:
- DATC Robust Design Flow.☆37Updated 5 years ago
- EDA physical synthesis optimization kit☆58Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- ☆33Updated 5 years ago
- ☆105Updated 5 years ago
- Open source process design kit for 28nm open process☆59Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- ☆31Updated 3 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- EDA wiki☆54Updated 2 years ago
- ☆44Updated 5 years ago
- ☆44Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Delay Calculation ToolKit☆31Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ILP SAT Detailed Router☆11Updated 5 years ago
- ☆24Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Intel's Analog Detailed Router☆39Updated 5 years ago
- OpenROAD's Chatbot Assistant☆16Updated this week
- A LEF/DEF Utility.☆31Updated 5 years ago
- DATC RDF☆50Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 8 years ago
- Power grid analysis☆19Updated 4 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- A parallel global router using the Galois framework☆29Updated last year
- ☆52Updated 3 weeks ago