rachelselinar / ReGDS-Logic-Gate-Extraction
A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog netlist, in the presence of logic gate defintions from the standard cell library.
☆28Updated 6 months ago
Alternatives and similar repositories for ReGDS-Logic-Gate-Extraction:
Users that are interested in ReGDS-Logic-Gate-Extraction are comparing it to the libraries listed below
- EDA physical synthesis optimization kit☆50Updated last year
- ☆32Updated 5 years ago
- ☆40Updated 5 years ago
- ☆37Updated 10 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- EDA wiki☆51Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Delay Calculation ToolKit☆27Updated 2 years ago
- Open source process design kit for 28nm open process☆48Updated 9 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- ☆13Updated 7 months ago
- PACT: A Parallel Compact Thermal Simulator☆43Updated 2 weeks ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated last month
- DATC Robust Design Flow.☆37Updated 5 years ago
- Open Source PHY v2☆25Updated 9 months ago
- An infrastructure for integrated EDA☆38Updated last year
- A configurable SRAM generator☆42Updated last month
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- ILP SAT Detailed Router☆11Updated 4 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- ☆24Updated 3 weeks ago
- ☆20Updated 3 years ago
- A Standalone Structural Verilog Parser☆86Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 4 years ago
- ☆30Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆41Updated 3 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 3 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆102Updated 10 months ago
- Circuit release of the MAGICAL project☆31Updated 5 years ago