Alternatives and similar repositories for ReGDS-Logic-Gate-Extraction

Users that are interested in ReGDS-Logic-Gate-Extraction are comparing it to the libraries listed below

• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆57Updated last year
• daitoto / EDA-wiki
  EDA wiki
  ☆54Updated 2 years ago
• aolofsson / IDEA
  ☆33Updated 5 years ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆47Updated 2 years ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆59Updated last month
• pku-dasys / cocoon
  An infrastructure for integrated EDA
  ☆41Updated last year
• aolofsson / POSH
  ☆44Updated 5 years ago
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆27Updated 5 years ago
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆56Updated last year
• geochrist / dctk
  Delay Calculation ToolKit
  ☆31Updated 2 years ago
• tsung-wei-huang / ece5960-physical-design
  ☆38Updated 2 years ago
• The-OpenROAD-Project / asap5
  ☆31Updated 2 years ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 5 years ago
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆82Updated last month
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 5 years ago
• ckchengucsd / ILP-SAT-Detailed-Router
  ILP SAT Detailed Router
  ☆11Updated 5 years ago
• rahulk29 / sram22_sky130_macros
  SKY130 SRAM macros generated by SRAM 22
  ☆16Updated last month
• pkuzjx / eda-collection
  ☆105Updated 5 years ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆50Updated last week
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆37Updated 2 years ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆41Updated 2 years ago
• ABKGroup / PROBE3.0
  ☆44Updated last year
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆50Updated 4 years ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆104Updated last year
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆55Updated 4 years ago
• Ravenslofty / librecell
  ☆24Updated 4 years ago
• NVlabs / CircuitOps
  ☆80Updated 2 months ago
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆110Updated last year
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆52Updated last week
• RIOSLaboratory / OpenXRAM
  sram/rram/mram.. compiler
  ☆35Updated last year