rachelselinar / ReGDS-Logic-Gate-Extraction
A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog netlist, in the presence of logic gate defintions from the standard cell library.
☆27Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for ReGDS-Logic-Gate-Extraction
- Intel's Analog Detailed Router☆37Updated 5 years ago
- EDA wiki☆50Updated last year
- Open Source Detailed Placement engine☆11Updated 4 years ago
- ☆24Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Source codes and calibration scripts for clock tree synthesis☆39Updated 4 years ago
- EDA physical synthesis optimization kit☆50Updated last year
- ☆39Updated 4 years ago
- ☆28Updated 2 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- ☆50Updated 3 weeks ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆16Updated 4 years ago
- Circuit release of the MAGICAL project☆29Updated 4 years ago
- ☆29Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated 3 weeks ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆17Updated 5 years ago
- Macro placement tool for OpenROAD flow☆21Updated 4 years ago
- ☆99Updated 4 years ago
- An infrastructure for integrated EDA☆38Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Updated 4 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆51Updated 2 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Updated 5 years ago
- Library of open source Process Design Kits (PDKs)☆28Updated last week
- PACT: A Parallel Compact Thermal Simulator☆44Updated 3 months ago
- Collection of digital hardware modules & projects (benchmarks)☆33Updated last week
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- ☆17Updated last year
- ☆20Updated 2 years ago