rachelselinar / ReGDS-Logic-Gate-ExtractionLinks
A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog netlist, in the presence of logic gate defintions from the standard cell library.
☆31Updated last year
Alternatives and similar repositories for ReGDS-Logic-Gate-Extraction
Users that are interested in ReGDS-Logic-Gate-Extraction are comparing it to the libraries listed below
Sorting:
- EDA physical synthesis optimization kit☆60Updated last year
- EDA wiki☆53Updated 2 years ago
- ☆44Updated 5 years ago
- ☆105Updated 5 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- ☆33Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- An open multiple patterning framework☆79Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- ☆74Updated 2 months ago
- IDEA project source files☆108Updated 2 weeks ago
- An infrastructure for integrated EDA☆41Updated 2 years ago
- ☆93Updated 6 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 3 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- UCSD Detailed Router☆90Updated 4 years ago
- A LEF/DEF Utility.☆31Updated 6 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- Library of open source Process Design Kits (PDKs)☆50Updated this week
- ☆45Updated last year
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆47Updated 4 years ago
- ☆19Updated last year
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last week
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆123Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 3 months ago