rachelselinar / ReGDS-Logic-Gate-Extraction
A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog netlist, in the presence of logic gate defintions from the standard cell library.
☆29Updated 7 months ago
Alternatives and similar repositories for ReGDS-Logic-Gate-Extraction:
Users that are interested in ReGDS-Logic-Gate-Extraction are comparing it to the libraries listed below
- ☆34Updated 5 years ago
- EDA physical synthesis optimization kit☆51Updated last year
- EDA wiki☆51Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆25Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- ☆43Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆17Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- ☆51Updated 5 months ago
- ☆43Updated 11 months ago
- Open source process design kit for 28nm open process☆51Updated 11 months ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 4 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 2 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆30Updated 4 years ago
- Open Source Detailed Placement engine☆36Updated 5 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆52Updated 4 months ago
- A LEF/DEF Utility.☆27Updated 5 years ago
- ☆30Updated 3 years ago
- Open Source PHY v2☆27Updated 11 months ago
- An infrastructure for integrated EDA☆38Updated last year
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- Gate-level timing estimation toolkit☆21Updated 2 years ago
- Power grid analysis☆19Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated last month