A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog netlist, in the presence of logic gate defintions from the standard cell library.
☆33Aug 21, 2024Updated last year
Alternatives and similar repositories for ReGDS-Logic-Gate-Extraction
Users that are interested in ReGDS-Logic-Gate-Extraction are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open multiple patterning framework☆85May 17, 2024Updated last year
- Machine Generated Analog IC Layout☆277Apr 24, 2024Updated last year
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 6 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆84Jul 10, 2025Updated 8 months ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆92Apr 30, 2025Updated 10 months ago
- This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.☆27Mar 29, 2021Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Tries in C++☆13Aug 20, 2020Updated 5 years ago
- ☆33Dec 16, 2021Updated 4 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆49Mar 17, 2026Updated last week
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 10 months ago
- Tool for parsing an integrated circuit test file from STIL to the particular file format of a Teradyne tester.☆15May 17, 2018Updated 7 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆138Jul 20, 2024Updated last year
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- SPICE based IBIS simulation☆17Jan 2, 2025Updated last year
- ☆21Nov 29, 2022Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- ☆106Mar 21, 2026Updated last week
- Generative AI for Semiconductor Design: Engineering Assistant built with Bedrock, Knowledge Bases and Langchain☆28Jun 14, 2024Updated last year
- ☆10Sep 7, 2023Updated 2 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆25Jul 1, 2024Updated last year
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- Database and Tool Framework for EDA☆124Jan 25, 2021Updated 5 years ago
- How to correctly write a flicker-noise model for RF simulation.☆25Sep 19, 2025Updated 6 months ago
- ☆342Jan 13, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- ☆78Oct 29, 2025Updated 5 months ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- ☆21Mar 5, 2023Updated 3 years ago
- Deep learning toolkit-enabled VLSI placement☆963Feb 19, 2026Updated last month
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago