A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog netlist, in the presence of logic gate defintions from the standard cell library.
☆33Aug 21, 2024Updated last year
Alternatives and similar repositories for ReGDS-Logic-Gate-Extraction
Users that are interested in ReGDS-Logic-Gate-Extraction are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Jul 3, 2020Updated 5 years ago
- An open multiple patterning framework☆85May 17, 2024Updated last year
- Machine Generated Analog IC Layout☆284Apr 24, 2024Updated 2 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 6 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆85Jul 10, 2025Updated 9 months ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆94Apr 30, 2025Updated last year
- This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.☆27Mar 29, 2021Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Tries in C++☆13Aug 20, 2020Updated 5 years ago
- Cornerstone PDK☆20Updated this week
- ☆33Dec 16, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆132Apr 23, 2023Updated 3 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆55Apr 25, 2026Updated 2 weeks ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆196May 19, 2025Updated 11 months ago
- Tool for parsing an integrated circuit test file from STIL to the particular file format of a Teradyne tester.☆16May 17, 2018Updated 7 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆139Jul 20, 2024Updated last year
- Fast Approximate Quadratic Assignment for (Brain) Graph Matching☆16Aug 23, 2016Updated 9 years ago
- ☆13Aug 6, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- SPICE based IBIS simulation☆17Jan 2, 2025Updated last year
- ☆21Nov 29, 2022Updated 3 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Implementation of paper "D2Match: Leveraging Deep Learning and Degeneracy for Subgraph Matching"☆13Dec 30, 2023Updated 2 years ago
- ☆110May 1, 2026Updated last week
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆25Jul 1, 2024Updated last year
- ☆10Sep 7, 2023Updated 2 years ago
- Convert C files into Verilog☆22Jan 27, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Database and Tool Framework for EDA☆125Jan 25, 2021Updated 5 years ago
- How to correctly write a flicker-noise model for RF simulation.☆27Sep 19, 2025Updated 7 months ago
- Generative AI for Semiconductor Design: Engineering Assistant built with Bedrock, Knowledge Bases and Langchain☆29Jun 14, 2024Updated last year
- ☆80Oct 29, 2025Updated 6 months ago
- ☆358Updated this week
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- ☆21Mar 5, 2023Updated 3 years ago