RsynTeam / rsyn-xLinks
Rsyn – An Extensible Physical Synthesis Framework
☆132Updated last year
Alternatives and similar repositories for rsyn-x
Users that are interested in rsyn-x are comparing it to the libraries listed below
Sorting:
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆140Updated 4 months ago
- Open Source Detailed Placement engine☆39Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆183Updated 5 months ago
- RePlAce global placement tool☆239Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆47Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago
- UCSD Detailed Router☆91Updated 4 years ago
- DATC RDF☆50Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- GPU-based logic synthesis tool☆92Updated 2 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆80Updated last year
- ☆34Updated 4 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆52Updated 11 months ago
- IDEA project source files☆108Updated 2 weeks ago
- Bounded-Skew DME v1.3☆15Updated 7 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Updated 8 years ago
- A parallel global router using the Galois framework☆30Updated 2 years ago
- Database and Tool Framework for EDA☆118Updated 4 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- EDA physical synthesis optimization kit☆62Updated last year
- Artificial Netlist Generator☆43Updated last year
- Machine Generated Analog IC Layout☆256Updated last year
- Global Router Built for ICCAD Contest 2019☆32Updated 5 years ago