RsynTeam / rsyn-x
Rsyn – An Extensible Physical Synthesis Framework
☆123Updated 5 months ago
Alternatives and similar repositories for rsyn-x:
Users that are interested in rsyn-x are comparing it to the libraries listed below
- CUGR, VLSI Global Routing Tool Developed by CUHK☆125Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- UCSD Detailed Router☆82Updated 4 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆109Updated last month
- DATC RDF☆49Updated 4 years ago
- ☆26Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆150Updated 2 weeks ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- VLSI EDA Global Router☆70Updated 6 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 10 months ago
- RePlAce global placement tool☆220Updated 4 years ago
- ☆40Updated last year
- Open Source Detailed Placement engine☆35Updated 5 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆25Updated 2 months ago
- Steiner Shallow-Light Tree for VLSI Routing☆48Updated 6 months ago
- IDEA project source files☆101Updated 2 months ago
- GPU-based logic synthesis tool☆78Updated 6 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆89Updated 4 years ago
- ☆17Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated last week
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆129Updated 3 months ago
- A parallel global router using the Galois framework☆27Updated last year
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- A logic synthesis tool☆72Updated 2 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- Artificial Netlist Generator☆35Updated 9 months ago
- Delay Calculation ToolKit☆27Updated 2 years ago
- ☆51Updated 3 years ago