RsynTeam / rsyn-x
Rsyn – An Extensible Physical Synthesis Framework
☆123Updated 7 months ago
Alternatives and similar repositories for rsyn-x:
Users that are interested in rsyn-x are comparing it to the libraries listed below
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated last year
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆113Updated 2 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆150Updated last month
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- ☆43Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 11 months ago
- ☆26Updated 4 years ago
- GPU-based logic synthesis tool☆80Updated 7 months ago
- UCSD Detailed Router☆84Updated 4 years ago
- DATC RDF☆49Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆49Updated 7 months ago
- RePlAce global placement tool☆224Updated 4 years ago
- ☆17Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆26Updated 3 months ago
- IDEA project source files☆102Updated 3 months ago
- A parallel global router using the Galois framework☆27Updated last year
- Open Source Detailed Placement engine☆36Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- ☆10Updated 2 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆135Updated this week
- Artificial Netlist Generator☆35Updated 11 months ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆89Updated 5 years ago