AGS-L / DynaRapid
☆12Updated 2 weeks ago
Alternatives and similar repositories for DynaRapid
Users that are interested in DynaRapid are comparing it to the libraries listed below
Sorting:
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆34Updated last month
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- The first version of TritonPart☆26Updated last year
- ☆14Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated 7 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆33Updated 3 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆42Updated 10 months ago
- Collection of digital hardware modules & projects (benchmarks)☆58Updated last week
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year
- ☆27Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- ☆42Updated 8 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated 2 weeks ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- SRAM☆22Updated 4 years ago
- The OpenPiton Platform☆16Updated 9 months ago
- The Verilog source code for DRUM approximate multiplier.☆30Updated 2 years ago
- ☆25Updated last year
- Open source process design kit for 28nm open process☆55Updated last year
- Dataset for ML-guided Accelerator Design☆36Updated 5 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆25Updated 8 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- A free standard cell library for SDDS-NCL circuits☆27Updated 2 years ago