Parsing library for BLIF netlists
☆19Nov 1, 2024Updated last year
Alternatives and similar repositories for libblifparse
Users that are interested in libblifparse are comparing it to the libraries listed below
Sorting:
- ☆13Feb 13, 2026Updated 3 weeks ago
- ☆10Nov 13, 2025Updated 3 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 4 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆21Feb 4, 2025Updated last year
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 5 years ago
- This repository contains sample code integrating Renode with Verilator☆26May 27, 2025Updated 9 months ago
- ☆20Mar 1, 2021Updated 5 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 3 years ago
- A verilog parser☆19Apr 12, 2024Updated last year
- use pivpi to drive testbench event☆21Jul 21, 2016Updated 9 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆29Jan 27, 2023Updated 3 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- Extensible FPGA control platform☆61Apr 28, 2023Updated 2 years ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆104Mar 6, 2022Updated 4 years ago
- ☆11May 31, 2016Updated 9 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- ☆35Mar 8, 2023Updated 2 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 4 months ago
- DAG-based blockchain☆10Apr 20, 2019Updated 6 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- The sources of the online SpinalHDL doc☆30Updated this week
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,210Updated this week
- EpicSim Project☆71Mar 1, 2021Updated 5 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Jul 22, 2025Updated 7 months ago
- This is a hanabi AI bot that can play on http://keldon.net/hanabi/☆11May 29, 2017Updated 8 years ago
- Tina's personal website:)☆10Nov 3, 2020Updated 5 years ago
- Kernel module that makes it possible to create virtual wifi devices each with a virtualized stack.☆11Dec 13, 2011Updated 14 years ago
- Assembly language (汇编语言程序设计 第三版 王爽)☆12Aug 17, 2022Updated 3 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year