Parsing library for BLIF netlists
☆19Nov 1, 2024Updated last year
Alternatives and similar repositories for libblifparse
Users that are interested in libblifparse are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Jun 21, 2026Updated 2 weeks ago
- ☆10Updated this week
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63Apr 8, 2026Updated 2 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆35May 17, 2020Updated 6 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Jul 22, 2025Updated 11 months ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 3 years ago
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 11 years ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- For GL-iNET SF1200/SFT1200☆17Mar 15, 2024Updated 2 years ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆103Mar 6, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- ☆46Sep 13, 2024Updated last year
- F4 algorithm C++ library (groebner basis computations over finite fields)☆14Apr 6, 2018Updated 8 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆15Jun 28, 2026Updated last week
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 7 months ago
- Implementation of local search-based algorithms for solving SAT and Max-SAT in Python☆13Dec 6, 2020Updated 5 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The sources of the online SpinalHDL doc☆31Jun 26, 2026Updated last week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆97Apr 30, 2025Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,245Updated this week
- DC-SCM LTPI Reference Implementation☆23Jan 13, 2026Updated 5 months ago
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆16Oct 11, 2018Updated 7 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- ☆14Feb 28, 2023Updated 3 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆93Feb 11, 2020Updated 6 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Primer Seek in RNA-Seq. Designs RT-PCR primers that validate alternative splicing events from RNA-Seq data.☆13Nov 27, 2016Updated 9 years ago
- A modular Lustre to C / Horn clauses compiler☆22Nov 17, 2018Updated 7 years ago
- Build Customized FPGA Implementations for Vivado☆382Jun 27, 2026Updated last week
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- use pivpi to drive testbench event☆21Jul 21, 2016Updated 9 years ago
- Assembly language (汇编语言程序设计 第三版 王爽)☆13Aug 17, 2022Updated 3 years ago
- Lightweight Chisel template☆13May 30, 2020Updated 6 years ago