Parsing library for BLIF netlists
☆19Nov 1, 2024Updated 2 years ago
Alternatives and similar repositories for libblifparse
Users that are interested in libblifparse are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Jun 21, 2026Updated 4 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆66Apr 8, 2026Updated 6 months ago
- A simple BLIF (berkeley logic interchange format) parser☆11Dec 11, 2023Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆35May 17, 2020Updated 6 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Jul 22, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆19Sep 22, 2026Updated last month
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆42Apr 3, 2023Updated 3 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- A collection of SPI related cores☆23Nov 12, 2024Updated last year
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 4 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆104Mar 6, 2022Updated 4 years ago
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 11 years ago
- ☆45Sep 13, 2024Updated 2 years ago
- GUI for SymbiYosys☆19Aug 4, 2026Updated 2 months ago
- F4 algorithm C++ library (groebner basis computations over finite fields)☆14Apr 6, 2018Updated 8 years ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 4 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Aug 24, 2026Updated 2 months ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of local search-based algorithms for solving SAT and Max-SAT in Python☆13Dec 6, 2020Updated 5 years ago
- For GL-iNET SF1200/SFT1200☆18Mar 15, 2024Updated 2 years ago
- ☆10Mar 5, 2026Updated 7 months ago
- PWM☆10Jul 17, 2014Updated 12 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- Network components (NIC, Switch) for FireBox☆20Oct 27, 2024Updated 2 years ago
- AWS Shell for FireSim☆14Nov 13, 2024Updated last year
- A simple flutter application using dart ffi and C++ class☆12Dec 21, 2020Updated 5 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 4 years ago
- ☆14Jan 7, 2024Updated 2 years ago
- Execute long-running commands in the background while continuing to work with Claude☆14Aug 6, 2025Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,281Updated this week
- ☆20Mar 1, 2021Updated 5 years ago
- Airtl for VS Code: Vivado project hierarchy and block design viewer☆13Oct 17, 2026Updated 2 weeks ago
- ☆14Feb 28, 2023Updated 3 years ago