chipsalliance / fpga-interchange-schemaLinks
☆56Updated 3 years ago
Alternatives and similar repositories for fpga-interchange-schema
Users that are interested in fpga-interchange-schema are comparing it to the libraries listed below
Sorting:
- FPGA tool performance profiling☆102Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- An automatic clock gating utility☆50Updated 6 months ago
- ☆104Updated 3 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ☆57Updated 6 months ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- Debuggable hardware generator☆70Updated 2 years ago
- ☆38Updated 3 years ago
- ☆32Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 5 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Updated last month
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Open-source FPGA research and prototyping framework.☆208Updated last year
- The specification for the FIRRTL language☆62Updated this week
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year