☆64Jul 4, 2022Updated 4 years ago
Alternatives and similar repositories for fpga-interchange-schema
Users that are interested in fpga-interchange-schema are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆37Jun 3, 2025Updated last year
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆102Apr 30, 2025Updated last year
- Build Customized FPGA Implementations for Vivado☆395Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- FPGA tool performance profiling☆108Feb 24, 2024Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 8 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- ☆17Aug 16, 2023Updated 3 years ago
- FOSS Flow For FPGA☆453Jan 6, 2025Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆47Oct 19, 2026Updated 2 weeks ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 4 years ago
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago
- FPGA Assembly (FASM) Parser and Generator☆103Jul 25, 2022Updated 4 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆124Oct 22, 2026Updated last week
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- FPGA250 aboard the eFabless Caravel☆34Dec 22, 2020Updated 5 years ago
- Example designs showing different ways to use F4PGA toolchains.☆290Mar 27, 2024Updated 2 years ago
- ☆65Jul 11, 2025Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆134Dec 20, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆14Jun 1, 2025Updated last year
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Basic VCD comparison tool, for Verilator testing☆24Feb 24, 2026Updated 8 months ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 4 months ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- ☆18May 25, 2026Updated 5 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Experimental flows using nextpnr for Xilinx devices☆271Oct 11, 2024Updated 2 years ago
- Standard and Curated cores, tested and working.☆12Dec 29, 2022Updated 3 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- An experimental hardware compiler☆14Aug 21, 2026Updated 2 months ago
- User-friendly explanation of Yosys options☆114Sep 25, 2021Updated 5 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆123Sep 20, 2023Updated 3 years ago