limbo018 / DREAMPlaceLinks
Deep learning toolkit-enabled VLSI placement
☆920Updated this week
Alternatives and similar repositories for DREAMPlace
Users that are interested in DREAMPlace are comparing it to the libraries listed below
Sorting:
- RePlAce global placement tool☆246Updated 5 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆293Updated 2 weeks ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆434Updated 5 months ago
- ☆278Updated 4 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆681Updated this week
- OpenSTA engine☆534Updated 3 weeks ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆542Updated this week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- Machine Generated Analog IC Layout☆263Updated last year
- An open-source EDA infrastructure and tools from netlist to GDS☆469Updated last week
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- ISPD26 Contest: Post-Placement Buffering and Sizing☆21Updated last week
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 7 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆166Updated 8 months ago
- ☆328Updated 2 weeks ago
- ☆156Updated 2 years ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆287Updated last month
- Rsyn – An Extensible Physical Synthesis Framework☆135Updated last year
- ☆26Updated 3 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆140Updated 2 years ago
- EPFL logic synthesis benchmarks☆223Updated last month
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆178Updated 6 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 6 months ago
- ☆60Updated 4 years ago
- ☆67Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,183Updated last week
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago