limbo018 / DREAMPlace
Deep learning toolkit-enabled VLSI placement
☆802Updated last month
Alternatives and similar repositories for DREAMPlace
Users that are interested in DREAMPlace are comparing it to the libraries listed below
Sorting:
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆264Updated this week
- RePlAce global placement tool☆231Updated 4 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆616Updated last year
- ☆266Updated 4 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆361Updated 2 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆419Updated this week
- OpenSTA engine☆460Updated 2 weeks ago
- ☆376Updated last month
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆157Updated 4 months ago
- ☆298Updated 2 months ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN and FlexPlanner.☆237Updated 5 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆120Updated last week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆135Updated 2 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆142Updated 3 weeks ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- Machine Generated Analog IC Layout☆232Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆147Updated 10 months ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆1,925Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,087Updated this week
- ☆140Updated last year
- An open-source static random access memory (SRAM) compiler.☆899Updated last month
- ☆192Updated 10 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆251Updated 2 months ago
- EPFL logic synthesis benchmarks☆191Updated 8 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆710Updated 11 months ago
- An abstraction library for interfacing EDA tools☆684Updated last week
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆128Updated 7 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- ☆64Updated last year
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆326Updated this week