UCLA-VAST / RapidStreamLinks
[FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.
☆126Updated 2 years ago
Alternatives and similar repositories for RapidStream
Users that are interested in RapidStream are comparing it to the libraries listed below
Sorting:
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- ☆86Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆58Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated last week
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆79Updated 2 weeks ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Next generation CGRA generator☆111Updated last week
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- Python wrapper for verilator model☆84Updated last year
- Chisel components for FPGA projects☆124Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- An integrated CGRA design framework☆89Updated 2 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago