UCLA-VAST / RapidStreamLinks
[FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.
☆127Updated 2 years ago
Alternatives and similar repositories for RapidStream
Users that are interested in RapidStream are comparing it to the libraries listed below
Sorting:
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- ☆87Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Next generation CGRA generator☆113Updated 3 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 3 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated last week
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- Public release☆57Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- DASS HLS Compiler☆29Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- Network on Chip Implementation written in SytemVerilog☆188Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆174Updated 9 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- high-performance RTL simulator☆173Updated last year
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 11 months ago