[FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.
☆128Dec 20, 2022Updated 3 years ago
Alternatives and similar repositories for RapidStream
Users that are interested in RapidStream are comparing it to the libraries listed below
Sorting:
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆182Aug 16, 2025Updated 6 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆90Apr 30, 2025Updated 10 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Jul 26, 2024Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- Build Customized FPGA Implementations for Vivado☆355Feb 19, 2026Updated last week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆239Dec 8, 2022Updated 3 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated last year
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- A scalable High-Level Synthesis framework on MLIR☆289May 15, 2024Updated last year
- ☆72Feb 16, 2023Updated 3 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- ☆13Aug 1, 2024Updated last year
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- ☆24Dec 1, 2020Updated 5 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆12Jul 20, 2022Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Dec 19, 2025Updated 2 months ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- ACM TODAES Best Paper Award, 2022☆32Oct 24, 2023Updated 2 years ago
- A graph linear algebra overlay☆52Apr 26, 2023Updated 2 years ago
- A floating-point matrix multiplication implemented in hardware☆32Jan 5, 2021Updated 5 years ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated 11 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 21, 2025Updated 7 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆164Updated this week
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- ☆18Feb 3, 2022Updated 4 years ago
- MLIR+EqSat☆25Jan 10, 2026Updated last month
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- ☆60Aug 4, 2023Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 4 years ago