UCLA-VAST / RapidStreamLinks
[FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.
☆128Updated 3 years ago
Alternatives and similar repositories for RapidStream
Users that are interested in RapidStream are comparing it to the libraries listed below
Sorting:
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- ☆87Updated last year
- Next generation CGRA generator☆118Updated last week
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 6 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated last week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Updated 8 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆166Updated 2 years ago
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆180Updated 5 months ago
- The Task Parallel System Composer (TaPaSCo)☆116Updated last week
- Python wrapper for verilator model☆93Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- high-performance RTL simulator☆186Updated last year
- ☆46Updated last year
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆74Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- Train and deploy LUT-based neural networks on FPGAs☆106Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆109Updated 4 years ago
- ☆62Updated this week
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Public release☆58Updated 6 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last month
- An open-source UCIe implementation☆82Updated last week