UCLA-VAST / RapidStreamLinks
[FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.
☆126Updated 2 years ago
Alternatives and similar repositories for RapidStream
Users that are interested in RapidStream are comparing it to the libraries listed below
Sorting:
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- ☆86Updated last year
- Next generation CGRA generator☆112Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 2 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- high-performance RTL simulator☆170Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated 2 weeks ago
- DASS HLS Compiler☆29Updated last year
- CGRA framework with vectorization support.☆33Updated this week
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- An integrated CGRA design framework☆90Updated 4 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆87Updated 2 months ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ☆59Updated this week
- ☆43Updated 10 months ago
- Python wrapper for verilator model☆87Updated last year
- A Fast, Low-Overhead On-chip Network☆220Updated last week
- Public release☆57Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 10 months ago