UCLA-VAST / RapidStream
[FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.
☆123Updated 2 years ago
Alternatives and similar repositories for RapidStream:
Users that are interested in RapidStream are comparing it to the libraries listed below
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- ☆86Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆71Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆167Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- Project repo for the POSH on-chip network generator☆45Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆124Updated this week
- Next generation CGRA generator☆111Updated this week
- ☆92Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆81Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- Network on Chip Implementation written in SytemVerilog☆172Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 5 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆133Updated last month
- An open source high level synthesis (HLS) tool built on top of LLVM☆120Updated 10 months ago
- An integrated CGRA design framework☆87Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 7 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆145Updated last month
- A Fast, Low-Overhead On-chip Network☆197Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆61Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- high-performance RTL simulator☆156Updated 10 months ago
- ☆41Updated 7 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 8 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆144Updated 10 months ago
- HLS for Networks-on-Chip☆34Updated 4 years ago