UIUC-ChenLab / Nimblock
☆9Updated last year
Related projects: ⓘ
- Domain-Specific Architecture Generator 2☆20Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- ☆25Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- Heterogenous ML accelerator☆15Updated 5 months ago
- ☆33Updated 6 months ago
- STONNE Simulator integrated into SST Simulator☆15Updated 5 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆19Updated last month
- MICRO22 artifact evaluation for Sparseloop☆34Updated 2 years ago
- EQueue Dialect☆38Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆28Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- ☆22Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆31Updated 4 months ago
- CGRA framework with vectorization support.☆18Updated 5 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- A hardware synthesis framework with multi-level paradigm☆31Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 6 months ago
- agile hardware-software co-design☆42Updated 2 years ago
- ☆23Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆51Updated 2 weeks ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆53Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆34Updated this week
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆43Updated last week
- DASS HLS Compiler☆26Updated 11 months ago
- Accelerating SSSP for power-law graphs using an FPGA.☆21Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆10Updated 6 months ago
- ☆16Updated 2 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆18Updated 9 months ago