UIUC-ChenLab / NimblockLinks
☆13Updated 2 years ago
Alternatives and similar repositories for Nimblock
Users that are interested in Nimblock are comparing it to the libraries listed below
Sorting:
- ☆24Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 8 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆17Updated last month
- ☆30Updated 7 months ago
- ☆10Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆55Updated 3 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆71Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- DASS HLS Compiler☆29Updated last year
- ☆15Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- ☆33Updated 3 weeks ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- ☆41Updated 11 months ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆29Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago
- ☆29Updated last month
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆22Updated 4 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated 10 months ago
- A list of our chiplet simulaters☆33Updated 2 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- ☆9Updated last year