☆13Jun 20, 2023Updated 2 years ago
Alternatives and similar repositories for Nimblock
Users that are interested in Nimblock are comparing it to the libraries listed below
Sorting:
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Nov 17, 2024Updated last year
- ☆17Feb 3, 2023Updated 3 years ago
- ☆60Aug 4, 2023Updated 2 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 8 years ago
- ☆28Feb 26, 2023Updated 3 years ago
- ☆13Mar 6, 2023Updated 2 years ago
- ☆15Jul 7, 2020Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 3 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37Jan 29, 2026Updated last month
- ☆16Oct 25, 2022Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆19May 26, 2021Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆90Apr 30, 2025Updated 10 months ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- ☆25May 9, 2019Updated 6 years ago
- The source code of "Bingo Spatial Data Prefetcher" paper, which is accepted in HPCA 2019.☆30Jul 29, 2021Updated 4 years ago
- ☆29Nov 5, 2021Updated 4 years ago
- ☆65May 6, 2020Updated 5 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆71Dec 29, 2025Updated 2 months ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- ☆29Oct 4, 2017Updated 8 years ago
- ☆29Jun 10, 2019Updated 6 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆327Updated this week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- ☆13Jan 28, 2026Updated last month
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆27Feb 21, 2026Updated last week
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆164Updated this week
- Verilog implementation of MC68851 Memory Management Unit☆13Feb 26, 2018Updated 8 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Feb 8, 2023Updated 3 years ago
- The artifact for NDSS '25 paper "ASGARD: Protecting On-Device Deep Neural Networks with Virtualization-Based Trusted Execution Environmen…☆14Oct 16, 2025Updated 4 months ago
- ☆12Aug 26, 2016Updated 9 years ago
- ☆20Sep 11, 2025Updated 5 months ago
- ☆12Apr 15, 2025Updated 10 months ago
- (SIGIR 25) Repo for "Review-driven Personalized Preference Reasoning with Large Language Models for Recommendation"☆10Jan 18, 2025Updated last year
- PiCAS executor + ROS 2 Real-Time Working Group's reference system☆12Oct 4, 2023Updated 2 years ago