UIUC-ChenLab / NimblockLinks
☆13Updated last year
Alternatives and similar repositories for Nimblock
Users that are interested in Nimblock are comparing it to the libraries listed below
Sorting:
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- ☆53Updated 2 months ago
- ☆10Updated 2 years ago
- A list of our chiplet simulaters☆32Updated 2 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆24Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- ☆9Updated last year
- ☆44Updated this week
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- ☆25Updated 3 years ago
- ☆35Updated 4 years ago
- ☆16Updated 3 weeks ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆12Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆12Updated last month
- ☆29Updated 6 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated 2 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆15Updated 7 months ago
- ☆32Updated 5 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year