☆17Feb 3, 2023Updated 3 years ago
Alternatives and similar repositories for hipr
Users that are interested in hipr are comparing it to the libraries listed below
Sorting:
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆15Mar 21, 2024Updated last year
- ☆16Oct 25, 2022Updated 3 years ago
- ☆13Jun 20, 2023Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Jan 5, 2026Updated last month
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 2 years ago
- Fuzz testing for Dafny☆13Jul 7, 2022Updated 3 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆90Apr 30, 2025Updated 10 months ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Dec 6, 2020Updated 5 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- ☆17Nov 29, 2019Updated 6 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆182Aug 16, 2025Updated 6 months ago
- Polynormer: Polynomial-Expressive Graph Transformer in Linear Time (ICLR'24)☆42Apr 6, 2024Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- ☆19Mar 17, 2021Updated 4 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- Verification-condition-generation-based verifier for the Viper intermediate verification language.☆37Updated this week
- Codebase for ICML'24 paper: Learning from Students: Applying t-Distributions to Explore Accurate and Efficient Formats for LLMs☆27Jun 25, 2024Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 3 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated 11 months ago
- ☆126Updated this week
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- AI companion platform with original layered memory algorithm, multi-AI collaboration engine & IDE interface. SillyTavern compatible. | 原创…☆35Updated this week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 21, 2025Updated 7 months ago
- A design automation framework to engineer decision diagrams yourself☆26Updated this week
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- GARNET: Reduced-Rank Topology Learning for Robust and Scalable Graph Neural Networks☆36Oct 1, 2023Updated 2 years ago
- ☆29Oct 4, 2017Updated 8 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Jun 3, 2025Updated 8 months ago