icgrp / hipr
☆11Updated last year
Related projects: ⓘ
- A hardware synthesis framework with multi-level paradigm☆31Updated last year
- DASS HLS Compiler☆26Updated 11 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆43Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆11Updated 3 years ago
- ☆14Updated last year
- A tool to generate optimized hardware files for univariate functions.☆17Updated 5 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆31Updated 4 months ago
- ☆9Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 3 weeks ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆27Updated 10 months ago
- ☆56Updated last year
- ILA Model Database☆20Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆17Updated this week
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆57Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- ☆17Updated 6 years ago
- ☆24Updated 6 years ago
- ☆21Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆19Updated last month
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- Papers, Posters, Presentations, Documentation...☆18Updated 8 months ago
- Documentation for the entire CGRAFlow☆17Updated 3 years ago
- ☆27Updated 5 years ago