icgrp / hiprLinks
☆15Updated 2 years ago
Alternatives and similar repositories for hipr
Users that are interested in hipr are comparing it to the libraries listed below
Sorting:
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆14Updated last year
- ☆27Updated 7 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- ☆86Updated last year
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆15Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆36Updated 2 weeks ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated 2 months ago
- ILA Model Database☆22Updated 4 years ago
- ☆13Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- ☆58Updated last year
- ☆15Updated 2 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- ☆59Updated last week
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- ☆29Updated 6 years ago
- ☆44Updated this week
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated this week
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆26Updated 8 months ago