zslwyuan / AMF-PlacerLinks
AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BRAM...)
☆105Updated last year
Alternatives and similar repositories for AMF-Placer
Users that are interested in AMF-Placer are comparing it to the libraries listed below
Sorting:
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- Collection of digital hardware modules & projects (benchmarks)☆62Updated last month
- GPU-based logic synthesis tool☆90Updated 2 months ago
- The first version of TritonPart☆29Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆155Updated 5 months ago
- ☆39Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆139Updated 3 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆180Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆57Updated 4 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆59Updated 4 months ago
- ☆34Updated 4 years ago
- UCSD Detailed Router☆91Updated 4 years ago
- ☆106Updated 5 years ago
- ☆88Updated 3 months ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- EDA wiki☆131Updated 6 months ago
- IDEA project source files☆109Updated last month
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- VLSI EDA Global Router☆75Updated 7 years ago
- ☆44Updated last year
- ☆77Updated 3 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆43Updated 6 years ago
- A logic synthesis tool☆82Updated last month
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- DATC RDF☆50Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago