zslwyuan / AMF-PlacerLinks
AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BRAM...)
☆104Updated last year
Alternatives and similar repositories for AMF-Placer
Users that are interested in AMF-Placer are comparing it to the libraries listed below
Sorting:
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- GPU-based logic synthesis tool☆81Updated 10 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆145Updated last month
- IDEA project source files☆106Updated 6 months ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- EDA physical synthesis optimization kit☆57Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- The first version of TritonPart☆26Updated last year
- DATC RDF☆50Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆168Updated 2 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- ☆38Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 10 months ago
- ☆42Updated 8 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- A parallel global router using the Galois framework☆29Updated last year
- ☆105Updated 5 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- UCSD Detailed Router☆87Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆61Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last month
- ☆20Updated 2 years ago