zslwyuan / AMF-PlacerLinks
AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BRAM...)
☆105Updated last year
Alternatives and similar repositories for AMF-Placer
Users that are interested in AMF-Placer are comparing it to the libraries listed below
Sorting:
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- GPU-based logic synthesis tool☆81Updated 11 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆149Updated 2 months ago
- ☆38Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆127Updated last week
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 11 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆49Updated 5 months ago
- The first version of TritonPart☆27Updated last year
- UCSD Detailed Router☆88Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated last year
- DATC RDF☆50Updated 4 years ago
- IDEA project source files☆106Updated 7 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 3 weeks ago
- A parallel global router using the Galois framework☆29Updated last year
- ☆42Updated 9 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Delay Calculation ToolKit☆31Updated 2 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆28Updated this week
- EDA physical synthesis optimization kit☆58Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- VLSI EDA Global Router☆73Updated 7 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆170Updated last month
- ☆105Updated 5 years ago
- EDA wiki☆129Updated 3 months ago