zslwyuan / AMF-Placer
AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BRAM...)
☆104Updated last year
Alternatives and similar repositories for AMF-Placer
Users that are interested in AMF-Placer are comparing it to the libraries listed below
Sorting:
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated 2 weeks ago
- Collection of digital hardware modules & projects (benchmarks)☆55Updated last week
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆141Updated 2 weeks ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- The first version of TritonPart☆26Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆120Updated this week
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆47Updated 7 months ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- DATC RDF☆50Updated 4 years ago
- IDEA project source files☆106Updated 6 months ago
- ☆38Updated 2 years ago
- ☆42Updated 8 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆133Updated 2 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆27Updated 3 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆47Updated 4 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆134Updated 2 years ago
- ☆30Updated 4 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆157Updated 4 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆42Updated 10 months ago
- Dataset for ML-guided Accelerator Design☆36Updated 5 months ago
- ☆23Updated 4 years ago
- UCSD Detailed Router☆85Updated 4 years ago
- ☆105Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- A parallel global router using the Galois framework☆27Updated last year