zslwyuan / AMF-PlacerLinks
AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BRAM...)
☆108Updated last year
Alternatives and similar repositories for AMF-Placer
Users that are interested in AMF-Placer are comparing it to the libraries listed below
Sorting:
- GPU-based logic synthesis tool☆97Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- The first version of TritonPart☆31Updated 2 years ago
- ☆41Updated 3 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 7 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆136Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆167Updated 8 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆75Updated 6 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆141Updated 2 years ago
- ☆90Updated 6 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆61Updated 7 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆44Updated 7 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- ☆35Updated 5 years ago
- ☆77Updated 3 weeks ago
- IDEA project source files☆111Updated 2 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆54Updated last year
- DATC RDF☆50Updated 5 years ago
- ☆107Updated 6 years ago
- UCSD Detailed Router☆94Updated 5 years ago
- ☆48Updated 2 years ago
- VLSI EDA Global Router☆79Updated 7 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated last month
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆103Updated 6 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Updated 3 years ago
- ☆46Updated last year
- EPFL logic synthesis benchmarks☆224Updated last month