Pin-Accessible Legalization for Mixed-Cell-Height Circuits
☆32Feb 25, 2022Updated 4 years ago
Alternatives and similar repositories for ripple
Users that are interested in ripple are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RePlAce global placement tool☆255Aug 13, 2020Updated 6 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆43Sep 7, 2025Updated last year
- Mirror of the Si2 LEF/DEF parser (v5.8)☆23Sep 15, 2026Updated 3 weeks ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆171Jul 8, 2026Updated 3 months ago
- ☆15Jul 19, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CUGR, VLSI Global Routing Tool Developed by CUHK☆166Feb 27, 2023Updated 3 years ago
- ☆41Nov 3, 2020Updated 5 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆17Apr 7, 2023Updated 3 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 7 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆14Mar 5, 2017Updated 9 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆93Feb 11, 2020Updated 6 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆65Jul 11, 2024Updated 2 years ago
- Mirror of Synopsys's Liberty parser library☆24Jul 6, 2018Updated 8 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆102Apr 30, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆19Jan 20, 2023Updated 3 years ago
- ☆67Mar 8, 2021Updated 5 years ago
- UCSD Detailed Router☆100Jan 5, 2021Updated 5 years ago
- Database and Tool Framework for EDA☆128Jan 25, 2021Updated 5 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆26Feb 16, 2023Updated 3 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆62Aug 7, 2022Updated 4 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆63Apr 22, 2022Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆199May 19, 2025Updated last year
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Applying Deep Q-learning for Global Routing☆133Sep 15, 2020Updated 6 years ago
- ☆17Jul 16, 2020Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆143Jul 20, 2024Updated 2 years ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆326Nov 23, 2025Updated 10 months ago
- Deep learning toolkit-enabled VLSI placement☆1,055Jul 18, 2026Updated 2 months ago
- Analog Placement Quality Prediction☆26Mar 24, 2023Updated 3 years ago
- GenDP: A Dynamic Programming Framework for Genome Sequencing Analysis☆17Jan 12, 2024Updated 2 years ago
- Implementation of several grid routers in Rust☆13Jun 16, 2026Updated 3 months ago
- A Design Rule Checker with GPU Acceleration☆67Sep 15, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆29Feb 24, 2026Updated 7 months ago
- Boost.org graph_parallel module☆33Sep 3, 2026Updated last month
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- 台大李宏毅老师机器学习课程☆10Apr 29, 2020Updated 6 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- DATC RDF☆49Jul 31, 2020Updated 6 years ago
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆28Aug 13, 2020Updated 6 years ago