Pin-Accessible Legalization for Mixed-Cell-Height Circuits
☆31Feb 25, 2022Updated 4 years ago
Alternatives and similar repositories for ripple
Users that are interested in ripple are comparing it to the libraries listed below
Sorting:
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆43Sep 7, 2025Updated 5 months ago
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- ☆36Nov 3, 2020Updated 5 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- Mirror of the Si2 LEF/DEF parser (v5.8)☆19Oct 8, 2021Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- ☆14Jul 19, 2024Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆90Apr 30, 2025Updated 10 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Aug 7, 2022Updated 3 years ago
- ☆16Jul 16, 2020Updated 5 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆23Feb 24, 2026Updated last week
- ☆60Mar 8, 2021Updated 4 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Mar 5, 2017Updated 9 years ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 3 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 9 months ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 2 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆62Jul 11, 2024Updated last year
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆19Jan 20, 2023Updated 3 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- Applying Deep Q-learning for Global Routing☆130Sep 15, 2020Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- ☆30May 8, 2025Updated 9 months ago
- Analog Placement Quality Prediction☆25Mar 24, 2023Updated 2 years ago
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆24Aug 13, 2020Updated 5 years ago
- Deep learning toolkit-enabled VLSI placement☆947Feb 19, 2026Updated 2 weeks ago
- ☆29Jun 23, 2023Updated 2 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆59Apr 22, 2022Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated last year
- A Design Rule Checker with GPU Acceleration☆61Sep 15, 2023Updated 2 years ago
- A parallel global router using the Galois framework☆31Jul 5, 2023Updated 2 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆24Feb 16, 2023Updated 3 years ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆291Nov 23, 2025Updated 3 months ago
- Data Structures and Algorithms. Contribute and Learn together.☆11Oct 11, 2022Updated 3 years ago