TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-ContestLinks
☆31Updated last year
Alternatives and similar repositories for MLCAD-2023-FPGA-Macro-Placement-Contest
Users that are interested in MLCAD-2023-FPGA-Macro-Placement-Contest are comparing it to the libraries listed below
Sorting:
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆156Updated 5 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 8 months ago
- ☆91Updated 3 months ago
- Artificial Netlist Generator☆43Updated last year
- ☆77Updated 3 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆31Updated 3 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆139Updated 3 months ago
- ☆22Updated 11 months ago
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago
- DATC RDF☆50Updated 5 years ago
- ☆54Updated 4 months ago
- GPU-based logic synthesis tool☆90Updated last month
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆52Updated 3 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆284Updated 2 weeks ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆59Updated 3 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆132Updated 2 months ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆115Updated 2 years ago
- ☆34Updated 4 years ago
- The first version of TritonPart☆29Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- ☆19Updated 2 years ago
- ☆25Updated last year
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- ☆87Updated 3 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- ☆34Updated 4 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆44Updated 2 weeks ago