cuhk-eda / ripple-fpgaLinks
RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
☆90Updated 5 years ago
Alternatives and similar repositories for ripple-fpga
Users that are interested in ripple-fpga are comparing it to the libraries listed below
Sorting:
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- IDEA project source files☆106Updated 6 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆61Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- ☆105Updated 5 years ago
- UCSD Detailed Router☆87Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- ☆70Updated this week
- DATC RDF☆51Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 10 months ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆168Updated 2 weeks ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- EDA physical synthesis optimization kit☆57Updated last year
- Introductory course into static timing analysis (STA).☆94Updated last month
- Open Source Detailed Placement engine☆38Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- Logic synthesis and ABC based optimization☆49Updated 2 weeks ago
- ☆33Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 6 months ago
- VLSI EDA Global Router☆73Updated 7 years ago
- Delay Calculation ToolKit☆31Updated 2 years ago
- Qrouter detail router for digital ASIC designs☆57Updated last month
- A Standalone Structural Verilog Parser☆92Updated 3 years ago