cuhk-eda / ripple-fpgaView external linksLinks
RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
☆91Feb 11, 2020Updated 6 years ago
Alternatives and similar repositories for ripple-fpga
Users that are interested in ripple-fpga are comparing it to the libraries listed below
Sorting:
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 2 years ago
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63May 28, 2024Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆170Apr 25, 2025Updated 9 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆90Apr 30, 2025Updated 9 months ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- Deep learning toolkit-enabled VLSI placement☆937Dec 28, 2025Updated last month
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,199Updated this week
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 5 years ago
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- ☆31Oct 12, 2023Updated 2 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- ☆14Aug 27, 2020Updated 5 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Jun 25, 2020Updated 5 years ago
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- IceCore Ice40 HX based modular core☆47Jan 23, 2021Updated 5 years ago
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆190May 19, 2025Updated 8 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆17Dec 4, 2020Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- ☆109Dec 5, 2019Updated 6 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago