RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
☆93Feb 11, 2020Updated 6 years ago
Alternatives and similar repositories for ripple-fpga
Users that are interested in ripple-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆145Mar 20, 2023Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆381Jun 11, 2026Updated last week
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆139Jul 20, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RePlAce global placement tool☆254Aug 13, 2020Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆148Feb 27, 2023Updated 3 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆177Apr 25, 2025Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆96Apr 30, 2025Updated last year
- ☆32Oct 12, 2023Updated 2 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63Apr 8, 2026Updated 2 months ago
- Deep learning toolkit-enabled VLSI placement☆1,014Apr 24, 2026Updated last month
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,237Jun 12, 2026Updated last week
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆32Feb 25, 2022Updated 4 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆197May 19, 2025Updated last year
- Fine Grain FPGA Overlay Architecture and Tools☆27Nov 5, 2021Updated 4 years ago
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- ☆112Dec 5, 2019Updated 6 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 6 years ago
- IceCore Ice40 HX based modular core☆47Jan 23, 2021Updated 5 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆63Jul 11, 2024Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆37Jun 3, 2025Updated last year
- A High-performance Timing Analysis Tool for VLSI Systems☆703Dec 26, 2025Updated 5 months ago
- ☆14Aug 27, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆19Dec 4, 2020Updated 5 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- IDEA project source files☆113Apr 15, 2026Updated 2 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆167Jan 16, 2026Updated 5 months ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago