cuhk-eda / ripple-fpgaLinks
RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
☆90Updated 5 years ago
Alternatives and similar repositories for ripple-fpga
Users that are interested in ripple-fpga are comparing it to the libraries listed below
Sorting:
- ☆105Updated 5 years ago
- IDEA project source files☆109Updated last month
- UCSD Detailed Router☆91Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- DATC RDF☆50Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 10 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Macro placement tool for OpenROAD flow☆23Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- Open Source Detailed Placement engine☆39Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- DATC Robust Design Flow.☆36Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago
- EDA physical synthesis optimization kit☆62Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago
- VLSI EDA Global Router☆75Updated 7 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- ☆33Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- ☆88Updated last week
- ☆77Updated 3 months ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆64Updated 3 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- OpenDesign Flow Database☆16Updated 6 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago