cuhk-eda / ripple-fpgaLinks
RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
☆90Updated 5 years ago
Alternatives and similar repositories for ripple-fpga
Users that are interested in ripple-fpga are comparing it to the libraries listed below
Sorting:
- ☆107Updated 5 years ago
- IDEA project source files☆109Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- UCSD Detailed Router☆93Updated 4 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆86Updated 6 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆138Updated 2 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆69Updated last week
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- GPU-based logic synthesis tool☆93Updated this week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- Open Source Detailed Placement engine☆39Updated 5 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago
- Macro placement tool for OpenROAD flow☆23Updated 5 years ago
- OpenDesign Flow Database☆16Updated 7 years ago
- EDA physical synthesis optimization kit☆62Updated 2 years ago
- ☆93Updated this week
- Global Router Built for ICCAD Contest 2019☆32Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆186Updated 6 months ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- ☆76Updated 5 months ago
- Database and Tool Framework for EDA☆118Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago