Open Application-Specific Instruction Set processor tools (OpenASIP)
☆180Mar 13, 2026Updated last month
Alternatives and similar repositories for openasip
Users that are interested in openasip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Scalable Interface for RISC-V ISA Extensions☆25Apr 5, 2026Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 9 months ago
- The Task Parallel System Composer (TaPaSCo)☆125Mar 20, 2026Updated 3 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆121Apr 1, 2024Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆72Dec 17, 2025Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Example for running IREE in a bare-metal Arm environment.☆41Feb 24, 2026Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆143Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆251Mar 30, 2026Updated 2 weeks ago
- ☆247Aug 12, 2022Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last month
- ☆24Mar 28, 2023Updated 3 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- design and verification of asynchronous circuits☆48Feb 27, 2026Updated last month
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆516Updated this week
- ☆11Dec 18, 2017Updated 8 years ago
- ☆33Jan 7, 2025Updated last year
- The OpenPiton Platform☆30May 22, 2023Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆505Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Updated this week
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Constrained RAndom Verification Enviroment (CRAVE)☆19Nov 23, 2023Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆66May 29, 2025Updated 10 months ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated last month
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 10 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆302Apr 6, 2026Updated last week
- Basic Common Modules☆47Mar 18, 2026Updated 3 weeks ago
- high-performance RTL simulator☆190Jun 19, 2024Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆407Mar 27, 2026Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆288Mar 30, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆18Jan 15, 2026Updated 2 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,749Mar 25, 2026Updated 2 weeks ago
- Bluespec Compiler (BSC)☆1,096Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆587Apr 7, 2026Updated last week
- 高级计算机体系结构记分牌算法实验☆13Dec 22, 2018Updated 7 years ago
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of…☆11Jul 19, 2018Updated 7 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago