Open Application-Specific Instruction Set processor tools (OpenASIP)
☆199Oct 28, 2026Updated this week
Alternatives and similar repositories for openasip
Users that are interested in openasip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆74Jun 28, 2025Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆95Apr 1, 2026Updated 7 months ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆433Oct 27, 2026Updated last week
- The Task Parallel System Composer (TaPaSCo)☆128Jun 23, 2026Updated 4 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆169Jun 17, 2026Updated 4 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆305Updated this week
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆265Oct 6, 2026Updated 3 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆126Apr 1, 2024Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆561Oct 16, 2026Updated 2 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆470Sep 10, 2026Updated last month
- Basic Common Modules☆48Updated this week
- A Linux-capable RISC-V multicore for and by the world☆840Updated this week
- The OpenPiton Platform☆32May 22, 2023Updated 3 years ago
- CGRA framework with vectorization support.☆56Updated this week
- Xtext project to parse CoreDSL files☆24Jul 22, 2026Updated 3 months ago
- ☆247Aug 12, 2022Updated 4 years ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆320Sep 25, 2026Updated last month
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆303Sep 2, 2026Updated 2 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆122Oct 16, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Sep 17, 2026Updated last month
- Modular hardware build system☆1,239Updated this week
- SystemRDL 2.0 language compiler front-end☆288Oct 7, 2026Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Updated this week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆158Oct 12, 2026Updated 3 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,171Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆328Jan 23, 2026Updated 9 months ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆44Mar 14, 2015Updated 11 years ago
- The OpenPiton Platform☆838Updated this week
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Sep 18, 2023Updated 3 years ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆315Updated this week
- PandA-bambu public repository☆359Updated this week