cpc / openasipLinks
Open Application-Specific Instruction Set processor tools (OpenASIP)
☆165Updated 2 weeks ago
Alternatives and similar repositories for openasip
Users that are interested in openasip are comparing it to the libraries listed below
Sorting:
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- The Task Parallel System Composer (TaPaSCo)☆110Updated 5 months ago
- ☆104Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆226Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- For contributions of Chisel IP to the chisel community.☆67Updated 11 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Next generation CGRA generator☆115Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆272Updated last month
- Chisel components for FPGA projects☆127Updated 2 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- The specification for the FIRRTL language☆62Updated this week
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆72Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- FPGA tool performance profiling☆102Updated last year
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- ☆109Updated 2 months ago
- high-performance RTL simulator☆180Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month