Open Application-Specific Instruction Set processor tools (OpenASIP)
☆197Oct 8, 2026Updated this week
Alternatives and similar repositories for openasip
Users that are interested in openasip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- The Task Parallel System Composer (TaPaSCo)☆128Jun 23, 2026Updated 3 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Sep 17, 2026Updated 3 weeks ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆264Oct 6, 2026Updated last week
- ☆247Aug 12, 2022Updated 4 years ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- ☆23Mar 28, 2023Updated 3 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- The OpenPiton Platform☆32May 22, 2023Updated 3 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆95Apr 1, 2026Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆551Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- ☆33Jan 7, 2025Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆67Sep 13, 2026Updated last month
- Constrained RAndom Verification Enviroment (CRAVE)☆20Aug 26, 2026Updated last month
- Basic Common Modules☆48Oct 5, 2026Updated last week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆320Sep 25, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆428Oct 3, 2026Updated last week
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆175Oct 7, 2026Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated 3 weeks ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- ☆18Jun 22, 2026Updated 3 months ago
- Bluespec Compiler (BSC)☆1,144Oct 3, 2026Updated last week
- Example for running IREE in a bare-metal Arm environment.☆44Feb 24, 2026Updated 7 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆644Sep 14, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,966Mar 25, 2026Updated 6 months ago
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of…☆11Jul 19, 2018Updated 8 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆644Updated this week
- 高级计算机体系结构记分牌算法实验☆13Dec 22, 2018Updated 7 years ago
- SystemRDL 2.0 language compiler front-end☆287Oct 7, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆167Jun 17, 2026Updated 3 months ago