cpc / openasip
Open Application-Specific Instruction Set processor tools (OpenASIP)
☆145Updated last week
Related projects ⓘ
Alternatives and complementary repositories for openasip
- An open source high level synthesis (HLS) tool built on top of LLVM☆118Updated 5 months ago
- ☆101Updated 2 years ago
- high-performance RTL simulator☆140Updated 5 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆206Updated this week
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆161Updated 3 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆230Updated 2 weeks ago
- Fabric generator and CAD tools☆148Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆217Updated this week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated last month
- Build Customized FPGA Implementations for Vivado☆294Updated this week
- Next generation CGRA generator☆106Updated this week
- The Task Parallel System Composer (TaPaSCo)☆106Updated 3 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆255Updated last week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆129Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- (System)Verilog to Chisel translator☆106Updated 2 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆64Updated 2 months ago
- Provides dot visualizations of chisel/firrtl circuits☆115Updated last year
- Advanced Interface Bus (AIB) die-to-die hardware open source☆127Updated last month
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- A SystemVerilog source file pickler.☆51Updated last month
- A Fast, Low-Overhead On-chip Network☆137Updated 3 weeks ago
- ☆75Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆260Updated 2 weeks ago
- FPGA Assembly (FASM) Parser and Generator☆90Updated 2 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆202Updated last week
- The Shang high-level synthesis framework☆119Updated 10 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated 2 weeks ago
- ☆66Updated last year