cpc / openasip
Open Application-Specific Instruction Set processor tools (OpenASIP)
☆143Updated 4 months ago
Related projects: ⓘ
- An open source high level synthesis (HLS) tool built on top of LLVM☆115Updated 3 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆225Updated this week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆204Updated this week
- ☆99Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆161Updated last month
- RISC-V RV64GC emulator designed for RTL co-simulation☆210Updated last week
- The Task Parallel System Composer (TaPaSCo)☆105Updated last month
- (System)Verilog to Chisel translator☆102Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated 2 weeks ago
- ☆115Updated 11 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆191Updated last month
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆253Updated last week
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆64Updated 3 weeks ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆93Updated last year
- Build Customized FPGA Implementations for Vivado☆286Updated this week
- Main page☆127Updated 4 years ago
- high-performance RTL simulator☆129Updated 3 months ago
- Next generation CGRA generator☆104Updated this week
- Provides dot visualizations of chisel/firrtl circuits☆114Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆253Updated this week
- RiscyOO: RISC-V Out-of-Order Processor☆148Updated 4 years ago
- Connectal is a framework for software-driven hardware development.☆161Updated 11 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆148Updated last week
- A dynamic verification library for Chisel.☆138Updated 3 months ago
- Chisel components for FPGA projects☆114Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆199Updated 3 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆72Updated 5 years ago
- FPGA tool performance profiling☆101Updated 6 months ago
- Tests for example Rocket Custom Coprocessors☆68Updated 4 years ago