Open Application-Specific Instruction Set processor tools (OpenASIP)
☆174Feb 16, 2026Updated 2 weeks ago
Alternatives and similar repositories for openasip
Users that are interested in openasip are comparing it to the libraries listed below
Sorting:
- The Task Parallel System Composer (TaPaSCo)☆118Feb 6, 2026Updated 3 weeks ago
- Scalable Interface for RISC-V ISA Extensions☆23Feb 12, 2026Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Example for running IREE in a bare-metal Arm environment.☆40Feb 24, 2026Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Apr 1, 2024Updated last year
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆247Updated this week
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- A Rocket-based RISC-V superscalar in-order core☆38Feb 24, 2026Updated last week
- ☆247Aug 12, 2022Updated 3 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆66May 29, 2025Updated 9 months ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆490Nov 27, 2025Updated 3 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆300Feb 17, 2026Updated 2 weeks ago
- PandA-bambu public repository☆314Feb 10, 2026Updated 3 weeks ago
- SystemRDL 2.0 language compiler front-end☆271Jan 16, 2026Updated last month
- The OpenPiton Platform☆28May 22, 2023Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Dec 17, 2025Updated 2 months ago
- ☆33Jan 7, 2025Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆404Updated this week
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 4 months ago
- ☆22Mar 28, 2023Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆154Feb 18, 2026Updated last week
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated 11 months ago
- Bluespec Compiler (BSC)☆1,081Feb 16, 2026Updated 2 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆488Updated this week
- Xtext project to parse CoreDSL files☆24Oct 17, 2025Updated 4 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 8 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago