A dependency management tool for hardware projects.
☆388Aug 20, 2026Updated last week
Alternatives and similar repositories for bender
Users that are interested in bender are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- An abstraction library for interfacing EDA tools☆790Aug 12, 2026Updated 2 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,668Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆235Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Fast, Low-Overhead On-chip Network☆335Aug 14, 2026Updated 2 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,921Updated this week
- Common SystemVerilog components☆791Aug 21, 2026Updated last week
- ☆33Jan 7, 2025Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆267Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Updated this week
- SystemVerilog synthesis tool☆235Mar 10, 2025Updated last year
- SystemVerilog compiler and language services☆1,124Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆327Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,029Aug 20, 2026Updated last week
- SystemVerilog linter☆390Nov 6, 2025Updated 9 months ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Aug 7, 2026Updated 3 weeks ago
- ☆65Mar 31, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- SystemVerilog design elaborator into word-level netlist form☆249Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆147Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆390Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆437Apr 20, 2022Updated 4 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆365Updated this week
- cocotb: Python-based chip (RTL) verification☆2,486Updated this week
- Control and status register code generator toolchain☆210Jul 14, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆266Updated this week
- Veryl: A Modern Hardware Description Language☆1,027Updated this week
- SystemVerilog to Verilog conversion☆749Aug 18, 2026Updated last week
- lowRISC Style Guides☆531Jul 8, 2026Updated last month
- A Python package for creating and solving constrained randomization problems.☆19Aug 10, 2026Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆142Aug 23, 2026Updated last week