A dependency management tool for hardware projects.
☆401Oct 22, 2026Updated last week
Alternatives and similar repositories for bender
Users that are interested in bender are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated 2 years ago
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- SystemVerilog compiler and language services☆1,173Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Oct 23, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆251Updated this week
- A Fast, Low-Overhead On-chip Network☆369Updated this week
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,141Updated this week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆384Updated this week
- ☆68Mar 31, 2025Updated last year
- An energy-efficient RISC-V floating-point compute cluster.☆158Oct 2, 2026Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- SystemVerilog linter☆394Nov 6, 2025Updated 11 months ago
- ☆33Jan 7, 2025Updated last year
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆331Updated this week
- SystemVerilog design elaborator into word-level netlist form☆253Oct 20, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Control and status register code generator toolchain☆223Sep 1, 2026Updated last month
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆294Updated this week
- Veryl: A Modern Hardware Description Language☆1,050Updated this week
- IHP SG13CMOS5L PDK☆19Sep 23, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,559Updated this week
- Code generation tool for control and status registers☆474Sep 11, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆839Oct 14, 2026Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Hardware Description Languages☆1,184Jul 9, 2026Updated 3 months ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- Circuit IR Compilers and Tools☆2,269Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- ☆16Oct 5, 2026Updated 3 weeks ago
- Modular hardware build system☆1,239Updated this week
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago