pulp-platform / bender
A dependency management tool for hardware projects.
☆283Updated last month
Alternatives and similar repositories for bender:
Users that are interested in bender are comparing it to the libraries listed below
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆211Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆309Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆428Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆382Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆230Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆246Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆246Updated 4 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆459Updated last month
- SystemVerilog synthesis tool☆180Updated this week
- SystemVerilog linter☆334Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- Common SystemVerilog components☆583Updated 2 weeks ago
- VeeR EL2 Core☆266Updated this week
- ☆275Updated this week
- Verilog Configurable Cache☆172Updated 3 months ago
- SystemRDL 2.0 language compiler front-end☆246Updated this week
- A SystemVerilog Language Server☆156Updated 2 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆280Updated last week
- FOSS Flow For FPGA☆375Updated 2 months ago
- RISC-V 32-bit microcontroller developed in Verilog☆168Updated 2 weeks ago
- CORE-V Family of RISC-V Cores☆240Updated last month
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆287Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆222Updated 3 months ago
- Fabric generator and CAD tools☆162Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆181Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆558Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆219Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆173Updated last year
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆276Updated 5 years ago
- ☆168Updated last year