pulp-platform / benderLinks
A dependency management tool for hardware projects.
☆329Updated 2 weeks ago
Alternatives and similar repositories for bender
Users that are interested in bender are comparing it to the libraries listed below
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆234Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆344Updated last week
- SystemVerilog linter☆361Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆422Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆450Updated 7 months ago
- VeeR EL2 Core☆299Updated 2 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated last month
- SystemVerilog synthesis tool☆215Updated 7 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆277Updated last week
- Verilog Configurable Cache☆184Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- FOSS Flow For FPGA☆409Updated 9 months ago
- SystemRDL 2.0 language compiler front-end☆261Updated last month
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- ☆298Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 5 months ago
- Fabric generator and CAD tools.☆197Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆613Updated this week
- RISC-V soft-core microcontroller for FPGA implementation☆184Updated this week
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated last week
- Code used in☆197Updated 8 years ago
- ☆148Updated 2 years ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆306Updated this week