A dependency management tool for hardware projects.
☆379Jul 17, 2026Updated this week
Alternatives and similar repositories for bender
Users that are interested in bender are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- An abstraction library for interfacing EDA tools☆780Jul 2, 2026Updated 2 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆477Jun 10, 2026Updated last month
- A Fast, Low-Overhead On-chip Network☆319Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,625Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Common SystemVerilog components☆766Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,892Updated this week
- ☆33Jan 7, 2025Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆260Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆466Updated this week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,435Jul 2, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆1,089Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆674Jul 7, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆224Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆322Jul 2, 2026Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,976Jul 14, 2026Updated last week
- SystemVerilog linter☆388Nov 6, 2025Updated 8 months ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆324Jul 13, 2026Updated last week
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- A Linux-capable RISC-V multicore for and by the world☆823Jul 13, 2026Updated last week
- ☆63Mar 31, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- An energy-efficient RISC-V floating-point compute cluster.☆138Updated this week
- SystemVerilog design elaborator into word-level netlist form☆238Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Control and status register code generator toolchain☆199Updated this week
- cocotb: Python-based chip (RTL) verification☆2,447Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆251Jun 30, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆741Mar 28, 2026Updated 3 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆355Updated this week
- lowRISC Style Guides☆522Jul 8, 2026Updated last week
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆622Jul 2, 2026Updated 2 weeks ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆135Jun 15, 2026Updated last month