pulp-platform / benderLinks
A dependency management tool for hardware projects.
☆315Updated last month
Alternatives and similar repositories for bender
Users that are interested in bender are comparing it to the libraries listed below
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆229Updated 3 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆338Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆407Updated 3 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆447Updated 5 months ago
- SystemVerilog linter☆355Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆266Updated 4 months ago
- VeeR EL2 Core☆294Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆275Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- SystemRDL 2.0 language compiler front-end☆257Updated 3 weeks ago
- SystemVerilog synthesis tool☆208Updated 5 months ago
- FOSS Flow For FPGA☆401Updated 7 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- Verilog Configurable Cache☆181Updated 8 months ago
- Fabric generator and CAD tools.☆193Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- Common SystemVerilog components☆649Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆286Updated 3 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆207Updated 2 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆464Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- ☆293Updated last week
- Experimental flows using nextpnr for Xilinx devices☆244Updated 10 months ago
- RISC-V microcontroller IP core developed in Verilog☆178Updated 4 months ago
- Code generation tool for control and status registers☆418Updated last week
- CORE-V Family of RISC-V Cores☆287Updated 6 months ago