pulp-platform / bender
A dependency management tool for hardware projects.
☆283Updated last month
Alternatives and similar repositories for bender:
Users that are interested in bender are comparing it to the libraries listed below
- Test suite designed to check compliance with the SystemVerilog standard.☆309Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆460Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆212Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆232Updated this week
- SystemVerilog linter☆335Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆382Updated 2 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆428Updated 2 weeks ago
- VeeR EL2 Core☆266Updated this week
- Common SystemVerilog components☆587Updated 2 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆247Updated 4 months ago
- Verilog Configurable Cache☆173Updated 3 months ago
- SystemRDL 2.0 language compiler front-end☆249Updated last week
- SystemVerilog synthesis tool☆181Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆559Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆247Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆219Updated last year
- Generic Register Interface (contains various adapters)☆111Updated 5 months ago
- ☆279Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆506Updated this week
- A Linux-capable RISC-V multicore for and by the world☆667Updated 2 weeks ago
- Fabric generator and CAD tools☆162Updated 3 weeks ago
- Code used in☆179Updated 7 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆206Updated last week
- A Fast, Low-Overhead On-chip Network☆181Updated 2 weeks ago
- RISC-V System on Chip Template☆156Updated last week
- ☆168Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆326Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆222Updated 3 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago