A dependency management tool for hardware projects.
☆365Apr 22, 2026Updated last week
Alternatives and similar repositories for bender
Users that are interested in bender are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- An abstraction library for interfacing EDA tools☆762Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- A Fast, Low-Overhead On-chip Network☆283Apr 14, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,561Apr 22, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Common SystemVerilog components☆738Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,829Mar 13, 2026Updated last month
- ☆33Jan 7, 2025Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Feb 22, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated 3 weeks ago
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- SystemVerilog compiler and language services☆1,014Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆318Apr 15, 2026Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,859Apr 14, 2026Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆207Apr 8, 2026Updated 3 weeks ago
- SystemVerilog linter☆380Nov 6, 2025Updated 5 months ago
- A hardware compiler based on LLHD and CIRCT☆268Jun 30, 2025Updated 9 months ago
- Tools based upon slang for language server purpose☆23Mar 17, 2026Updated last month
- SystemVerilog file list pruner☆18Mar 2, 2026Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆315Mar 6, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆798Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 9 months ago
- ☆62Mar 31, 2025Updated last year
- Low Level Hardware Description — A foundation for building hardware design tools.☆433Apr 20, 2022Updated 4 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- Learn, share and collaborate on ASIC design using open tools and technologies☆13Dec 27, 2020Updated 5 years ago
- Control and status register code generator toolchain☆190Apr 16, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,339Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆330Apr 22, 2026Updated last week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- lowRISC Style Guides☆498Apr 21, 2026Updated last week
- SystemVerilog frontend for Yosys☆215Apr 22, 2026Updated last week
- whatever it means☆16Apr 1, 2026Updated 3 weeks ago
- Modular hardware build system☆1,154Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594Apr 20, 2026Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆225Updated this week