A dependency management tool for hardware projects.
☆347Updated this week
Alternatives and similar repositories for bender
Users that are interested in bender are comparing it to the libraries listed below
Sorting:
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- A SystemVerilog source file pickler.☆60Oct 20, 2024Updated last year
- Common SystemVerilog components☆712Feb 6, 2026Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- SystemVerilog compiler and language services☆961Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆250Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆268Feb 19, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,771Feb 17, 2026Updated last week
- SystemVerilog synthesis tool☆227Mar 10, 2025Updated 11 months ago
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 7 months ago
- SystemVerilog file list pruner☆16Feb 18, 2026Updated last week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆313Feb 11, 2026Updated 2 weeks ago
- SystemVerilog linter☆377Nov 6, 2025Updated 3 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 2 weeks ago
- ☆33Jan 7, 2025Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆360Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Updated this week
- Tools based upon slang for language server purpose☆20Feb 4, 2026Updated 3 weeks ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- cocotb: Python-based chip (RTL) verification☆2,255Updated this week
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆427Apr 20, 2022Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- The UVM written in Python☆502Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,187May 26, 2025Updated 9 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆694Dec 14, 2025Updated 2 months ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 7 months ago
- SystemC/TLM-2.0 Co-simulation framework☆269May 21, 2025Updated 9 months ago
- FuseSoC standard core library☆155Updated this week
- Modular hardware build system☆1,130Updated this week
- Random instruction generator for RISC-V processor verification☆1,253Oct 1, 2025Updated 4 months ago