A dependency management tool for hardware projects.
☆360Apr 2, 2026Updated last week
Alternatives and similar repositories for bender
Users that are interested in bender are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A SystemVerilog source file pickler.☆60Oct 20, 2024Updated last year
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆277Apr 2, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,539Mar 31, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Common SystemVerilog components☆727Mar 31, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,807Mar 13, 2026Updated 3 weeks ago
- ☆33Jan 7, 2025Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆253Feb 22, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Updated this week
- SystemVerilog synthesis tool☆231Mar 10, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated last month
- SystemVerilog compiler and language services☆1,002Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆657Apr 3, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆315Mar 31, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,824Feb 17, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated last month
- SystemVerilog linter☆379Nov 6, 2025Updated 5 months ago
- A hardware compiler based on LLHD and CIRCT☆267Jun 30, 2025Updated 9 months ago
- Tools based upon slang for language server purpose☆23Mar 17, 2026Updated 3 weeks ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆315Mar 6, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 8 months ago
- ☆59Mar 31, 2025Updated last year
- Low Level Hardware Description — A foundation for building hardware design tools.☆432Apr 20, 2022Updated 3 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆371Updated this week
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- Control and status register code generator toolchain☆183Mar 24, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,312Apr 2, 2026Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆325Apr 2, 2026Updated last week
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- SystemVerilog to Verilog conversion☆713Mar 28, 2026Updated last week
- lowRISC Style Guides☆492Nov 6, 2025Updated 5 months ago
- SystemVerilog frontend for Yosys☆211Apr 2, 2026Updated last week
- whatever it means☆16Apr 1, 2026Updated last week
- Modular hardware build system☆1,142Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆587Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆219Mar 25, 2026Updated 2 weeks ago