A dependency management tool for hardware projects.
☆367Apr 30, 2026Updated 2 weeks ago
Alternatives and similar repositories for bender
Users that are interested in bender are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆471Mar 30, 2026Updated last month
- A Fast, Low-Overhead On-chip Network☆294May 12, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Common SystemVerilog components☆747May 7, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- ☆33Jan 7, 2025Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255May 8, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460May 12, 2026Updated last week
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week
- SystemVerilog compiler and language services☆1,039Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆319Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,875May 7, 2026Updated last week
- SystemVerilog linter☆381Nov 6, 2025Updated 6 months ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated 10 months ago
- Tools based upon slang for language server purpose☆23Mar 17, 2026Updated 2 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆317Mar 6, 2026Updated 2 months ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆801Apr 24, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 9 months ago
- ☆62Mar 31, 2025Updated last year
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆375May 13, 2026Updated last week
- Learn, share and collaborate on ASIC design using open tools and technologies☆13Dec 27, 2020Updated 5 years ago
- Control and status register code generator toolchain☆195May 5, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,371Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆334Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- lowRISC Style Guides☆503Apr 21, 2026Updated 3 weeks ago
- SystemVerilog frontend for Yosys☆219May 12, 2026Updated last week
- whatever it means☆16Apr 1, 2026Updated last month
- Modular hardware build system☆1,158Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆603May 7, 2026Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆238May 12, 2026Updated last week