pulp-platform / benderLinks
A dependency management tool for hardware projects.
☆304Updated 2 weeks ago
Alternatives and similar repositories for bender
Users that are interested in bender are comparing it to the libraries listed below
Sorting:
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆263Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆438Updated 3 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- VeeR EL2 Core☆278Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- SystemRDL 2.0 language compiler front-end☆250Updated 2 months ago
- Common SystemVerilog components☆623Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated this week
- SystemVerilog linter☆346Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 6 months ago
- Verilog Configurable Cache☆178Updated 6 months ago
- CORE-V Family of RISC-V Cores☆269Updated 3 months ago
- SystemVerilog synthesis tool☆194Updated 2 months ago
- RISC-V microcontroller IP core developed in Verilog☆173Updated last month
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆551Updated this week
- RISC-V System on Chip Template☆158Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- SystemVerilog to Verilog conversion☆631Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆701Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆224Updated last year
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Code generation tool for control and status registers☆386Updated 3 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆177Updated last month
- Fabric generator and CAD tools.☆185Updated last week