pulp-platform / benderLinks
A dependency management tool for hardware projects.
☆338Updated last week
Alternatives and similar repositories for bender
Users that are interested in bender are comparing it to the libraries listed below
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆238Updated 3 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆352Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆458Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆430Updated 3 months ago
- SystemVerilog linter☆370Updated last month
- SystemVerilog synthesis tool☆220Updated 9 months ago
- VeeR EL2 Core☆310Updated last week
- SystemRDL 2.0 language compiler front-end☆268Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆275Updated 3 months ago
- FOSS Flow For FPGA☆415Updated 11 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆287Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆249Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆307Updated last week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆298Updated last week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆227Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆549Updated 2 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆222Updated last month
- Verilog Configurable Cache☆187Updated 2 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆481Updated last week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆232Updated last week
- CORE-V Family of RISC-V Cores☆310Updated 10 months ago
- Open-source RISC-V microcontroller for embedded and FPGA applications☆189Updated last week
- Fabric generator and CAD tools.☆214Updated last week
- SystemVerilog frontend for Yosys☆181Updated last week
- Code generation tool for control and status registers☆435Updated this week
- ☆99Updated 3 months ago
- Experimental flows using nextpnr for Xilinx devices☆250Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆627Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆307Updated 2 months ago
- A SystemVerilog Language Server☆188Updated 3 weeks ago