A dependency management tool for hardware projects.
☆395Oct 1, 2026Updated last week
Alternatives and similar repositories for bender
Users that are interested in bender are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,714Sep 24, 2026Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆246Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A Fast, Low-Overhead On-chip Network☆358Updated this week
- Common SystemVerilog components☆807Sep 18, 2026Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,955Sep 23, 2026Updated 2 weeks ago
- ☆33Jan 7, 2025Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- SystemVerilog compiler and language services☆1,157Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,472Sep 25, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- BaseJump STL: A Standard Template Library for SystemVerilog☆689Sep 28, 2026Updated last week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆329Oct 2, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,090Updated this week
- SystemVerilog linter☆393Nov 6, 2025Updated 11 months ago
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆328Aug 7, 2026Updated 2 months ago
- ☆68Mar 31, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆152Oct 2, 2026Updated last week
- Low Level Hardware Description — A foundation for building hardware design tools.☆437Apr 20, 2022Updated 4 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆398Updated this week
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆376Updated this week
- cocotb: Python-based chip (RTL) verification☆2,538Updated this week
- Control and status register code generator toolchain☆218Sep 1, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆285Updated this week
- Veryl: A Modern Hardware Description Language☆1,042Updated this week
- SystemVerilog to Verilog conversion☆754Aug 18, 2026Updated last month
- SystemC/TLM-2.0 Co-simulation framework☆310Jun 26, 2026Updated 3 months ago
- lowRISC Style Guides☆545Jul 8, 2026Updated 3 months ago
- A Python package for creating and solving constrained randomization problems.☆19Sep 24, 2026Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆642Sep 14, 2026Updated 3 weeks ago