A dependency management tool for hardware projects.
☆374Jun 2, 2026Updated this week
Alternatives and similar repositories for bender
Users that are interested in bender are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated 2 months ago
- A Fast, Low-Overhead On-chip Network☆304Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,591Jun 1, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Common SystemVerilog components☆755Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,854Mar 13, 2026Updated 2 months ago
- ☆33Jan 7, 2025Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆257May 31, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated last week
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 3 weeks ago
- SystemVerilog compiler and language services☆1,060Jun 2, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆668May 11, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆319May 20, 2026Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Updated this week
- SystemVerilog linter☆384Nov 6, 2025Updated 7 months ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated 11 months ago
- Tools based upon slang for language server purpose☆23Mar 17, 2026Updated 2 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆321Mar 6, 2026Updated 3 months ago
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆809Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 10 months ago
- ☆62Mar 31, 2025Updated last year
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆378Updated this week
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Control and status register code generator toolchain☆196May 5, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆338Jun 1, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SystemVerilog to Verilog conversion☆734Mar 28, 2026Updated 2 months ago
- lowRISC Style Guides☆512Apr 21, 2026Updated last month
- SystemVerilog frontend for Yosys☆225Updated this week
- whatever it means☆16May 19, 2026Updated 3 weeks ago
- Modular hardware build system☆1,164Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆609May 26, 2026Updated 2 weeks ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆241May 12, 2026Updated 3 weeks ago