whatever it means
☆19Jun 10, 2026Updated 4 months ago
Alternatives and similar repositories for picobello
Users that are interested in picobello are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Sep 25, 2026Updated last month
- An energy-efficient RISC-V floating-point compute cluster.☆158Oct 2, 2026Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆369Updated this week
- Neural Engine, 16 input channels☆20Oct 31, 2022Updated 3 years ago
- ☆16Oct 5, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks☆55May 8, 2026Updated 5 months ago
- DNN Compiler for Heterogeneous SoCs☆83Updated this week
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 10 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆31Oct 13, 2026Updated 2 weeks ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆17Oct 14, 2026Updated 2 weeks ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆21Aug 25, 2026Updated 2 months ago
- ☆55Oct 16, 2026Updated last week
- A high-efficiency system-on-chip for floating-point compute workloads.☆57Jan 13, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆68Mar 31, 2025Updated last year
- The multi-core cluster of a PULP system.☆122Oct 5, 2026Updated 3 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- ☆28Apr 17, 2026Updated 6 months ago
- An experimental hardware compiler☆14Aug 21, 2026Updated 2 months ago
- STM32F429 with OV7670 through DCMI on 800x600 LCD☆10Feb 15, 2017Updated 9 years ago
- Multi-port BRAM IP for ASIC and FPGA☆14Apr 21, 2021Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- ☆14May 23, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆14Jan 21, 2025Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆42Oct 1, 2026Updated 3 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Sep 18, 2023Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆384Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆251Updated this week
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- Firmware / software / Verilog for the Photon camera☆18Oct 8, 2026Updated 3 weeks ago
- SD device emulator from ProjectVault☆21Sep 24, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repo contains a parameterizable TPU-like design (in Verilog) that will be overlayed onto an FPGA (probably PYNQ). We plan to add thi…☆15Jul 17, 2022Updated 4 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆11Jan 11, 2021Updated 5 years ago
- an attempt to implement CRYSTALS-Kyber PQC to Verilog☆12Jan 9, 2025Updated last year
- Projects for the UltraMYIR FPGA development board☆13Sep 17, 2023Updated 3 years ago
- Implementations for all round-3 parameter sets of the PQC signature scheme Dilithium☆13Dec 17, 2021Updated 4 years ago
- This is the fork of CVA6 intended for PULP development.☆26Updated this week
- Switched SRAM-based Multi-ported RAM☆19Nov 10, 2024Updated last year