A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.
☆319May 15, 2026Updated this week
Alternatives and similar repositories for mempool
Users that are interested in mempool are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tile based architecture designed for computing efficiency, scalability and generality☆290Apr 30, 2026Updated 2 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆153May 12, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆334Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The multi-core cluster of a PULP system.☆114Updated this week
- Generic Register Interface (contains various adapters)☆140Feb 24, 2026Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆603May 7, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆294May 12, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- Common SystemVerilog components☆747May 7, 2026Updated last week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126May 11, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,172Feb 21, 2026Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,247Sep 18, 2021Updated 4 years ago
- A dependency management tool for hardware projects.☆367Apr 30, 2026Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆89Feb 5, 2026Updated 3 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆522May 6, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆801Apr 24, 2026Updated 3 weeks ago
- SERV - The SErial RISC-V CPU☆1,795Feb 19, 2026Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,939May 13, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,231Apr 17, 2026Updated last month
- ☆26Jan 30, 2026Updated 3 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆104Apr 20, 2026Updated last month
- The OpenPiton Platform☆790Feb 25, 2026Updated 2 months ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆18May 5, 2026Updated 2 weeks ago
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 10 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,875May 7, 2026Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆115Sep 18, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VeeR EH1 core☆942May 29, 2023Updated 2 years ago
- VeeR EL2 Core☆338May 13, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆683Apr 16, 2026Updated last month
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,015Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆552Nov 26, 2024Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆531May 10, 2026Updated last week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆412May 12, 2026Updated last week