pulp-platform / mempoolLinks
A 256-RISC-V-core system with low-latency access into shared L1 memory.
☆306Updated this week
Alternatives and similar repositories for mempool
Users that are interested in mempool are comparing it to the libraries listed below
Sorting:
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- RISC-V soft-core microcontroller for FPGA implementation☆184Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated last month
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 5 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆277Updated last week
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- ☆298Updated last month
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆280Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support