A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.
☆328Sep 15, 2026Updated this week
Alternatives and similar repositories for mempool
Users that are interested in mempool are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 12, 2026Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆173Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆279Nov 6, 2024Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆367Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated last month
- The multi-core cluster of a PULP system.☆116Aug 4, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆638Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆162Oct 31, 2024Updated last year
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆129Sep 7, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,701Updated this week
- Common SystemVerilog components☆799Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆681Sep 8, 2026Updated last week
- ☆27Jan 30, 2026Updated 7 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,201Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆240Updated this week
- A Fast, Low-Overhead On-chip Network☆346Updated this week
- 32-bit Superscalar RISC-V CPU☆1,308Sep 18, 2021Updated 5 years ago
- A dependency management tool for hardware projects.☆393Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆101Aug 20, 2026Updated 3 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆548Aug 19, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆832Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,120Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SERV - The SErial RISC-V CPU☆1,886Aug 25, 2026Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,291Aug 26, 2026Updated 3 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆116Sep 12, 2026Updated last week
- The OpenPiton Platform☆828Feb 25, 2026Updated 6 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,062Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆120Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆115Sep 18, 2023Updated 3 years ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- VeeR EH1 core☆967Jul 16, 2026Updated 2 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆722Updated this week
- VeeR EL2 Core☆344Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,040Sep 10, 2026Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆569Nov 26, 2024Updated last year
- ☆51Updated this week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆423Updated this week