pulp-platform / mempoolLinks
A 256-RISC-V-core system with low-latency access into shared L1 memory.
☆300Updated this week
Alternatives and similar repositories for mempool
Users that are interested in mempool are comparing it to the libraries listed below
Sorting:
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆241Updated 9 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆272Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated last month
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 8 months ago
- RISC-V microcontroller IP core developed in Verilog☆176Updated 3 months ago
- Instruction Set Generator initially contributed by Futurewei☆290Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆265Updated 3 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 2 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆147Updated 9 months ago
- CORE-V Family of RISC-V Cores☆283Updated 5 months ago
- ☆293Updated last month
- RiscyOO: RISC-V Out-of-Order Processor☆159Updated 5 years ago
- ☆240Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆516Updated 5 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆381Updated 3 weeks ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- VeeR EL2 Core☆292Updated 2 weeks ago
- ☆334Updated 10 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 3 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆402Updated this week
- ☆149Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆173Updated last week
- Verilog Configurable Cache☆180Updated 8 months ago
- RISC-V CPU Core☆363Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- RISC-V System on Chip Template☆158Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆184Updated 3 weeks ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago