Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware.
☆112Sep 18, 2023Updated 2 years ago
Alternatives and similar repositories for hero
Users that are interested in hero are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Updated this week
- A Fast, Low-Overhead On-chip Network☆304Updated this week
- ☆19Apr 28, 2026Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆483May 8, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆35Updated this week
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆24Apr 25, 2025Updated last year
- The multi-core cluster of a PULP system.☆114May 27, 2026Updated last week
- SystemVerilog IPs and Modules for architectural redundancy designs.☆20May 29, 2026Updated last week
- ☆23May 25, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆524Jun 2, 2026Updated last week
- Group administration repository for Tech: IOPMP Task Group☆13Dec 19, 2024Updated last year
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 5 months ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Rocket Chip Generator☆13Jul 31, 2021Updated 4 years ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆559Nov 26, 2024Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆230Nov 7, 2025Updated 7 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,591Jun 1, 2026Updated last week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆319May 20, 2026Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆292Apr 30, 2026Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 5 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆78Dec 11, 2023Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆158Updated this week
- Distributed Accelerator OS☆69Apr 6, 2022Updated 4 years ago
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 6 months ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- ☆37May 22, 2026Updated 2 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- whatever it means☆16May 19, 2026Updated 3 weeks ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆28Nov 1, 2025Updated 7 months ago
- CHERI ISA Specification☆25Mar 13, 2026Updated 2 months ago
- ☆224May 11, 2026Updated 3 weeks ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago