pulp-platform / heroLinks
Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware.
☆105Updated last year
Alternatives and similar repositories for hero
Users that are interested in hero are comparing it to the libraries listed below
Sorting:
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆108Updated last week
- The multi-core cluster of a PULP system.☆97Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆101Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆159Updated last week
- Pure digital components of a UCIe controller☆63Updated last week
- ☆61Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- ☆95Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- ☆86Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 3 months ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆55Updated 5 months ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆67Updated last year
- Next generation CGRA generator☆111Updated last week
- ☆58Updated 4 years ago