Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware.
☆114Sep 18, 2023Updated 2 years ago
Alternatives and similar repositories for hero
Users that are interested in hero are comparing it to the libraries listed below
Sorting:
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆461May 15, 2025Updated 9 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- A Fast, Low-Overhead On-chip Network☆268Feb 19, 2026Updated last week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆119Updated this week
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- ☆21Feb 20, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆490Nov 27, 2025Updated 3 months ago
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated 3 weeks ago
- ☆17Oct 7, 2025Updated 4 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 3 months ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Distributed Accelerator OS☆64Apr 6, 2022Updated 3 years ago
- ☆34Feb 17, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆542Nov 26, 2024Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆313Feb 11, 2026Updated 2 weeks ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 3 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 17, 2026Updated last week
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129Updated this week
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆105Feb 22, 2023Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated this week
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated 11 months ago