Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware.
☆115Sep 18, 2023Updated 3 years ago
Alternatives and similar repositories for hero
Users that are interested in hero are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆129Sep 7, 2026Updated last week
- ☆20Aug 6, 2026Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆498May 8, 2026Updated 4 months ago
- ☆26Jul 22, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆37Sep 10, 2026Updated last week
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆25Updated this week
- A Fast, Low-Overhead On-chip Network☆346Updated this week
- The multi-core cluster of a PULP system.☆116Aug 4, 2026Updated last month
- SystemVerilog IPs and Modules for architectural redundancy designs.☆22Sep 8, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆548Aug 19, 2026Updated last month
- Group administration repository for Tech: IOPMP Task Group☆13Dec 19, 2024Updated last year
- ☆40Sep 8, 2026Updated last week
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆235Nov 7, 2025Updated 10 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆569Nov 26, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,701Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 12, 2026Updated last week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆328Updated this week
- Rocket Chip Generator☆13Jul 31, 2021Updated 5 years ago
- This is a brand new implement of GPGPU called Koala GPU which will be compatible with NV GPU micro architecture starting from fermi. It s…☆18May 31, 2026Updated 3 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆82Dec 11, 2023Updated 2 years ago
- ☆20Jan 13, 2026Updated 8 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆240Updated this week
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆21Updated this week
- Distributed Accelerator OS☆70Apr 6, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CHERI ISA Specification☆28Mar 13, 2026Updated 6 months ago
- GEMM and GEMM-Ops accelerator for PULP systems☆120Updated this week
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- ☆240Aug 22, 2026Updated 3 weeks ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆48Sep 9, 2026Updated last week