A SystemVerilog source file pickler.
☆61Oct 20, 2024Updated last year
Alternatives and similar repositories for morty
Users that are interested in morty are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- A dependency management tool for hardware projects.☆378Jun 22, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 2 weeks ago
- ☆33Jan 7, 2025Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Filelist generator☆21Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463Jun 20, 2026Updated last week
- Useful UVM extensions☆28Jul 10, 2024Updated last year
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- ☆19Jun 15, 2026Updated 2 weeks ago
- ☆35Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- SystemVerilog linter☆387Nov 6, 2025Updated 7 months ago
- Common SystemVerilog components☆762Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,872Jun 22, 2026Updated last week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- SystemVerilog language server☆579Jun 22, 2026Updated last week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆321Updated this week
- SystemVerilog to Verilog conversion☆737Mar 28, 2026Updated 3 months ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Jun 11, 2026Updated 2 weeks ago
- Code generation tool for control and status registers☆464May 30, 2026Updated 3 weeks ago
- A simple, scalable, source-synchronous, all-digital DDR link☆38Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Jun 2, 2026Updated 3 weeks ago
- ☆27Jan 30, 2026Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,603Jun 22, 2026Updated last week
- SystemVerilog compiler and language services☆1,076Jun 22, 2026Updated last week
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 8 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆293Jun 18, 2026Updated last week
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- datasheet generator☆31Jul 18, 2025Updated 11 months ago
- An abstraction library for interfacing EDA tools☆771Jun 17, 2026Updated last week
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- Demo: how to create a custom EBRICK☆26Nov 20, 2024Updated last year
- A Fast, Low-Overhead On-chip Network☆313Updated this week
- Pulp virtual platform☆24Jul 16, 2025Updated 11 months ago
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆21Apr 1, 2025Updated last year