A SystemVerilog source file pickler.
☆62Oct 20, 2024Updated last year
Alternatives and similar repositories for morty
Users that are interested in morty are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- A dependency management tool for hardware projects.☆379Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆477Jun 10, 2026Updated last month
- ☆33Jan 7, 2025Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Filelist generator☆21Jun 23, 2026Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆466Updated this week
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- ☆35Jul 2, 2026Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- SystemVerilog linter☆388Nov 6, 2025Updated 8 months ago
- ☆27Jan 30, 2026Updated 5 months ago
- Common SystemVerilog components☆766Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,892Updated this week
- SystemVerilog language server☆582Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆322Jul 2, 2026Updated 2 weeks ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- SystemVerilog to Verilog conversion☆741Mar 28, 2026Updated 3 months ago
- ☆19Jun 15, 2026Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Updated this week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Jun 25, 2026Updated 3 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Code generation tool for control and status registers☆462Updated this week
- A simple, scalable, source-synchronous, all-digital DDR link☆39Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,625Updated this week
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 8 months ago
- SystemVerilog compiler and language services☆1,089Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆293Jun 18, 2026Updated last month
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- datasheet generator☆31Jul 18, 2025Updated last year
- An abstraction library for interfacing EDA tools☆780Jul 2, 2026Updated 2 weeks ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- Demo: how to create a custom EBRICK☆26Nov 20, 2024Updated last year
- A Fast, Low-Overhead On-chip Network☆319Updated this week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week
- Pulp virtual platform☆24Jul 16, 2025Updated last year