A SystemVerilog source file pickler.
☆60Oct 20, 2024Updated last year
Alternatives and similar repositories for morty
Users that are interested in morty are comparing it to the libraries listed below
Sorting:
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- A dependency management tool for hardware projects.☆354Mar 12, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆465Nov 4, 2025Updated 4 months ago
- ☆33Jan 7, 2025Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- Filelist generator☆20Mar 3, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated last week
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- ☆18Jan 21, 2026Updated last month
- ☆34Feb 17, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆368Updated this week
- SystemVerilog linter☆378Nov 6, 2025Updated 4 months ago
- Common SystemVerilog components☆728Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- SystemVerilog language server☆564Mar 9, 2026Updated last week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆315Feb 11, 2026Updated last month
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 3 months ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆36Mar 13, 2026Updated last week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆122Mar 6, 2026Updated 2 weeks ago
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Dec 19, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- ☆26Jan 30, 2026Updated last month
- SystemVerilog compiler and language services☆985Updated this week
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆19Oct 22, 2025Updated 4 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆285Dec 8, 2025Updated 3 months ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- A hardware compiler based on LLHD and CIRCT☆266Jun 30, 2025Updated 8 months ago
- datasheet generator☆30Jul 18, 2025Updated 8 months ago
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆272Updated this week
- Demo: how to create a custom EBRICK☆25Nov 20, 2024Updated last year
- Pulp virtual platform☆24Jul 16, 2025Updated 8 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week