pulp-platform / mortyLinks
A SystemVerilog source file pickler.
☆60Updated 11 months ago
Alternatives and similar repositories for morty
Users that are interested in morty are comparing it to the libraries listed below
Sorting:
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated last year
- Hardware generator debugger☆76Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- ☆97Updated 2 years ago
- SystemVerilog frontend for Yosys☆165Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆111Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- RISC-V Verification Interface☆103Updated last week
- FPGA tool performance profiling☆102Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- SystemVerilog synthesis tool☆211Updated 6 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- ☆32Updated 8 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- Test dashboard for verification features in Verilator☆27Updated this week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated 2 months ago
- WAL enables programmable waveform analysis.☆157Updated 3 months ago
- ☆31Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆233Updated 3 weeks ago
- An automatic clock gating utility☆50Updated 5 months ago
- ☆53Updated 6 months ago
- ☆38Updated 3 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆46Updated this week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated 11 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 months ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago