pulp-platform / morty
A SystemVerilog source file pickler.
☆55Updated 4 months ago
Alternatives and similar repositories for morty:
Users that are interested in morty are comparing it to the libraries listed below
- Hardware generator debugger☆73Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆43Updated 5 months ago
- SystemVerilog frontend for Yosys☆80Updated this week
- ☆31Updated last year
- ☆88Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆111Updated last year
- Python bindings for slang, a library for compiling SystemVerilog☆55Updated 2 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆81Updated 5 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆80Updated 10 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆101Updated 3 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 6 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated last month
- An automatic clock gating utility☆45Updated 8 months ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆56Updated 3 years ago
- Generic Register Interface (contains various adapters)☆111Updated 5 months ago
- (System)Verilog to Chisel translator☆111Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated 3 weeks ago
- The multi-core cluster of a PULP system.☆85Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆80Updated last week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- ☆36Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆66Updated last week
- Equivalence checking with Yosys☆40Updated last week
- ☆33Updated 5 months ago
- Re-coded Xilinx primitives for Verilator use☆43Updated last year
- Mutation Cover with Yosys (MCY)☆80Updated last week