pulp-platform / mortyLinks
A SystemVerilog source file pickler.
☆60Updated last year
Alternatives and similar repositories for morty
Users that are interested in morty are comparing it to the libraries listed below
Sorting:
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Hardware generator debugger☆76Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- ☆99Updated 2 years ago
- SystemVerilog frontend for Yosys☆166Updated this week
- SystemVerilog synthesis tool☆215Updated 7 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- ☆57Updated 6 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Test dashboard for verification features in Verilator☆27Updated this week
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- FPGA tool performance profiling☆102Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆234Updated last month
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- An automatic clock gating utility☆50Updated 6 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆64Updated 9 months ago
- ideas and eda software for vlsi design☆50Updated 2 weeks ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- WAL enables programmable waveform analysis.☆157Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 weeks ago
- ☆31Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆48Updated 4 years ago
- ☆67Updated 2 years ago
- RISC-V Verification Interface☆107Updated 3 weeks ago
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month