A SystemVerilog source file pickler.
☆62Oct 20, 2024Updated last year
Alternatives and similar repositories for morty
Users that are interested in morty are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- A dependency management tool for hardware projects.☆383Updated this week
- ☆33Jan 7, 2025Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Filelist generator☆21Jun 23, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆471Jul 28, 2026Updated last week
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- ☆36Jul 29, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆385Updated this week
- SystemVerilog linter☆388Nov 6, 2025Updated 9 months ago
- ☆27Jan 30, 2026Updated 6 months ago
- Common SystemVerilog components☆777Jul 29, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- SystemVerilog language server☆582Jul 28, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,904Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆324Jul 23, 2026Updated 2 weeks ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- SystemVerilog to Verilog conversion☆747Mar 28, 2026Updated 4 months ago
- ☆20Jul 28, 2026Updated last week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Updated this week
- A simple, scalable, source-synchronous, all-digital DDR link☆39Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Code generation tool for control and status registers☆464Jul 16, 2026Updated 3 weeks ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Jun 25, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,650Updated this week
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆58Jul 25, 2026Updated 2 weeks ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 9 months ago
- SystemVerilog compiler and language services☆1,105Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆293Jun 18, 2026Updated last month
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- datasheet generator☆31Jul 18, 2025Updated last year
- An abstraction library for interfacing EDA tools☆784Updated this week
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- ☆16May 6, 2026Updated 3 months ago
- Demo: how to create a custom EBRICK☆28Nov 20, 2024Updated last year
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆23Updated this week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week