ZipCPU / wbuart32Links
A simple, basic, formally verified UART controller
☆309Updated last year
Alternatives and similar repositories for wbuart32
Users that are interested in wbuart32 are comparing it to the libraries listed below
Sorting:
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 2 years ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆273Updated 5 years ago
- Verilog UART☆178Updated 12 years ago
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆306Updated 3 months ago
- Bus bridges and other odds and ends☆582Updated 4 months ago
- A huge VHDL library for FPGA and digital ASIC development☆393Updated this week
- Small footprint and configurable DRAM core☆433Updated last month
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated last week
- Opensource DDR3 Controller☆381Updated 2 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆502Updated 3 years ago
- Verilog SDRAM memory controller☆339Updated 8 years ago
- FuseSoC standard core library☆146Updated 2 months ago
- A simple implementation of a UART modem in Verilog.☆151Updated 3 years ago
- Basic RISC-V Test SoC☆140Updated 6 years ago
- WISHBONE SD Card Controller IP Core☆126Updated 2 years ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- A Verilog implementation of DisplayPort protocol for FPGAs☆255Updated 6 years ago
- Verilog digital signal processing components☆150Updated 2 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆231Updated 5 years ago
- A Video display simulator☆171Updated 3 months ago
- Experimental flows using nextpnr for Xilinx devices☆244Updated 10 months ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆279Updated 5 years ago
- Verilog wishbone components☆117Updated last year
- SPI Master for FPGA - VHDL and Verilog☆297Updated 2 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆513Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆266Updated 4 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago