ZipCPU / wbuart32
A simple, basic, formally verified UART controller
☆294Updated last year
Alternatives and similar repositories for wbuart32:
Users that are interested in wbuart32 are comparing it to the libraries listed below
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- Opensource DDR3 Controller☆286Updated last week
- Bus bridges and other odds and ends☆526Updated last month
- A DDR3 memory controller in Verilog for various FPGAs☆426Updated 3 years ago
- A simple RISC-V processor for use in FPGA designs.☆269Updated 7 months ago
- Common SystemVerilog components☆590Updated this week
- A full-speed device-side USB peripheral core written in Verilog.☆229Updated 2 years ago
- Small footprint and configurable DRAM core☆400Updated 2 months ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆276Updated 5 years ago
- Verilog UART☆146Updated 11 years ago
- Example designs showing different ways to use F4PGA toolchains.☆272Updated 11 months ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆254Updated 2 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆420Updated 6 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆315Updated 10 months ago
- VeeR EL2 Core☆268Updated this week
- Basic RISC-V Test SoC☆118Updated 5 years ago
- SystemVerilog to Verilog conversion☆601Updated 3 weeks ago
- A utility for Composing FPGA designs from Peripherals☆172Updated 3 months ago
- RISC-V CPU Core☆317Updated 9 months ago
- AXI interface modules for Cocotb☆244Updated last year
- A Verilog implementation of DisplayPort protocol for FPGAs☆242Updated 6 years ago
- SoC based on VexRiscv and ICE40 UP5K☆154Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆460Updated last month
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆280Updated last week
- Verilog digital signal processing components☆129Updated 2 years ago
- Verilog implementation of a RISC-V core☆109Updated 6 years ago
- USB3 PIPE interface for Xilinx 7-Series☆209Updated 2 years ago
- A Video display simulator☆162Updated 8 months ago
- lowRISC Style Guides☆400Updated 6 months ago