A simple, basic, formally verified UART controller
☆326Jan 29, 2024Updated 2 years ago
Alternatives and similar repositories for wbuart32
Users that are interested in wbuart32 are comparing it to the libraries listed below
Sorting:
- Verilog UART☆536Feb 27, 2025Updated last year
- Wishbone controlled I2C controllers☆57Nov 12, 2024Updated last year
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 2 months ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- Generic Register Interface (contains various adapters)☆136Feb 24, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- A utility for Composing FPGA designs from Peripherals☆186Dec 23, 2024Updated last year
- Bus bridges and other odds and ends☆644Apr 14, 2025Updated 10 months ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆356Oct 18, 2025Updated 4 months ago
- A wishbone controlled scope for FPGA's☆88Jan 12, 2024Updated 2 years ago
- An Open Source configuration of the Arty platform☆131Jan 17, 2024Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆115Apr 27, 2024Updated last year
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- A simple implementation of a UART modem in Verilog.☆175Nov 10, 2021Updated 4 years ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆300Sep 14, 2023Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆197Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆569Oct 10, 2021Updated 4 years ago
- A collection of demonstration digital filters☆166Jan 18, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆1,934Feb 19, 2026Updated 2 weeks ago
- Verilog PCI express components☆1,541Apr 26, 2024Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆297Feb 4, 2026Updated last month
- Verilog I2C interface for FPGA implementation☆684Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- RISC-V CPU Core☆411Jun 24, 2025Updated 8 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆424Feb 13, 2026Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- Verilog AXI stream components for FPGA implementation☆865Feb 27, 2025Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- Opensource DDR3 Controller☆418Jan 18, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Collection of open-source peripherals in Verilog☆185May 3, 2022Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆149Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆259Nov 6, 2024Updated last year
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Oct 31, 2022Updated 3 years ago