A simple, basic, formally verified UART controller
☆338Jan 29, 2024Updated 2 years ago
Alternatives and similar repositories for wbuart32
Users that are interested in wbuart32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wishbone controlled I2C controllers☆57Nov 12, 2024Updated last year
- Verilog UART☆562Feb 27, 2025Updated last year
- A small, light weight, RISC CPU soft core☆1,540Dec 8, 2025Updated 5 months ago
- Various HDL (Verilog) IP Cores☆902Jul 1, 2021Updated 4 years ago
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581May 15, 2026Updated last week
- Bus bridges and other odds and ends☆669Mar 10, 2026Updated 2 months ago
- A utility for Composing FPGA designs from Peripherals☆188Dec 23, 2024Updated last year
- A wishbone controlled scope for FPGA's☆90Jan 12, 2024Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆119Apr 27, 2024Updated 2 years ago
- A simple implementation of a UART modem in Verilog.☆183Nov 10, 2021Updated 4 years ago
- An Open Source configuration of the Arty platform☆131Jan 17, 2024Updated 2 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆376Mar 15, 2026Updated 2 months ago
- Common SystemVerilog components☆751Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Verilog library for ASIC and FPGA designers☆1,419May 8, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆1,959Mar 12, 2026Updated 2 months ago
- A collection of demonstration digital filters☆173Jan 18, 2024Updated 2 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆327Sep 14, 2023Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆595Oct 10, 2021Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆603May 7, 2026Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆310Apr 1, 2026Updated last month
- Verilog PCI express components☆1,602Apr 26, 2024Updated 2 years ago
- Verilog I2C interface for FPGA implementation☆702Feb 27, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog AXI components for FPGA implementation☆2,052Feb 27, 2025Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212May 18, 2026Updated last week
- RISC-V CPU Core☆432Jun 24, 2025Updated 11 months ago
- Opensource DDR3 Controller☆437Jan 18, 2026Updated 4 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆100Oct 31, 2022Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,248Sep 18, 2021Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆452Feb 13, 2026Updated 3 months ago
- Verilog Ethernet components for FPGA implementation☆2,965Feb 27, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- Small footprint and configurable PCIe core☆695Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- Collection of open-source peripherals in Verilog☆185May 3, 2022Updated 4 years ago
- Verilog AXI stream components for FPGA implementation☆893Feb 27, 2025Updated last year
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago