A simple, basic, formally verified UART controller
☆329Jan 29, 2024Updated 2 years ago
Alternatives and similar repositories for wbuart32
Users that are interested in wbuart32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wishbone controlled I2C controllers☆57Nov 12, 2024Updated last year
- Verilog UART☆542Feb 27, 2025Updated last year
- A small, light weight, RISC CPU soft core☆1,526Dec 8, 2025Updated 3 months ago
- Various HDL (Verilog) IP Cores☆882Jul 1, 2021Updated 4 years ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- Bus bridges and other odds and ends☆655Mar 10, 2026Updated 2 weeks ago
- A utility for Composing FPGA designs from Peripherals☆187Dec 23, 2024Updated last year
- A wishbone controlled scope for FPGA's☆88Jan 12, 2024Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆116Apr 27, 2024Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆362Mar 15, 2026Updated last week
- A simple implementation of a UART modem in Verilog.☆177Nov 10, 2021Updated 4 years ago
- An Open Source configuration of the Arty platform☆131Jan 17, 2024Updated 2 years ago
- Common SystemVerilog components☆728Mar 18, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog library for ASIC and FPGA designers☆1,397May 8, 2024Updated last year
- Must-have verilog systemverilog modules☆1,940Mar 12, 2026Updated last week
- A collection of demonstration digital filters☆167Jan 18, 2024Updated 2 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆309Sep 14, 2023Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆575Oct 10, 2021Updated 4 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆303Feb 4, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆580Mar 11, 2026Updated 2 weeks ago
- Verilog PCI express components☆1,553Apr 26, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆201Mar 6, 2026Updated 2 weeks ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog I2C interface for FPGA implementation☆688Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- RISC-V CPU Core☆417Jun 24, 2025Updated 9 months ago
- Opensource DDR3 Controller☆422Jan 18, 2026Updated 2 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Oct 31, 2022Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆434Feb 13, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- Verilog Ethernet components for FPGA implementation☆2,891Feb 27, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆220May 21, 2022Updated 3 years ago
- Small footprint and configurable PCIe core☆670Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year
- Collection of open-source peripherals in Verilog☆185May 3, 2022Updated 3 years ago
- Verilog AXI stream components for FPGA implementation☆875Feb 27, 2025Updated last year
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago