A simple, basic, formally verified UART controller
☆350Jan 29, 2024Updated 2 years ago
Alternatives and similar repositories for wbuart32
Users that are interested in wbuart32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wishbone controlled I2C controllers☆63Aug 10, 2026Updated last month
- Verilog UART☆583Feb 27, 2025Updated last year
- A small, light weight, RISC CPU soft core☆1,586Sep 16, 2026Updated last week
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated last month
- Various HDL (Verilog) IP Cores☆934Jul 1, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,704Updated this week
- Bus bridges and other odds and ends☆705Sep 11, 2026Updated last week
- A utility for Composing FPGA designs from Peripherals☆193Aug 31, 2026Updated 3 weeks ago
- A wishbone controlled scope for FPGA's☆95Jan 12, 2024Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆121Apr 27, 2024Updated 2 years ago
- A simple implementation of a UART modem in Verilog.☆195Nov 10, 2021Updated 4 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆414Aug 10, 2026Updated last month
- An Open Source configuration of the Arty platform☆132Jan 17, 2024Updated 2 years ago
- Common SystemVerilog components☆800Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- A collection of demonstration digital filters☆178Jan 18, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆2,018Mar 12, 2026Updated 6 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆638Sep 14, 2026Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆634Oct 10, 2021Updated 4 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆328Sep 15, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆240Updated this week
- Verilog I2C interface for FPGA implementation☆727Feb 27, 2025Updated last year
- Verilog PCI express components☆1,659Apr 26, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog AXI components for FPGA implementation☆2,143Feb 27, 2025Updated last year
- Opensource DDR3 Controller☆481Sep 12, 2026Updated last week
- RISC-V CPU Core☆450Jun 24, 2025Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆106Oct 31, 2022Updated 3 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆349Sep 14, 2023Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆483Sep 3, 2026Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,309Sep 18, 2021Updated 5 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,268Updated this week
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆223May 21, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Verilog Ethernet components for FPGA implementation☆3,100Feb 27, 2025Updated last year
- Small footprint and configurable PCIe core☆728Updated this week
- Collection of open-source peripherals in Verilog☆187May 3, 2022Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,462Sep 12, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,382Sep 7, 2026Updated 2 weeks ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆71May 8, 2020Updated 6 years ago
- A wishbone controlled PWM (audio) controller☆19Jan 16, 2024Updated 2 years ago