A simple, basic, formally verified UART controller
☆342Jan 29, 2024Updated 2 years ago
Alternatives and similar repositories for wbuart32
Users that are interested in wbuart32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wishbone controlled I2C controllers☆57Jun 24, 2026Updated last week
- Verilog UART☆573Feb 27, 2025Updated last year
- A small, light weight, RISC CPU soft core☆1,559Dec 8, 2025Updated 6 months ago
- Generic Register Interface (contains various adapters)☆140Updated this week
- Various HDL (Verilog) IP Cores☆915Jul 1, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Jun 26, 2026Updated last week
- Bus bridges and other odds and ends☆683Jun 2, 2026Updated last month
- A utility for Composing FPGA designs from Peripherals☆189Updated this week
- A wishbone controlled scope for FPGA's☆92Jan 12, 2024Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆120Apr 27, 2024Updated 2 years ago
- A simple implementation of a UART modem in Verilog.☆189Nov 10, 2021Updated 4 years ago
- An Open Source configuration of the Arty platform☆132Jan 17, 2024Updated 2 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆389Mar 15, 2026Updated 3 months ago
- Common SystemVerilog components☆764Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog library for ASIC and FPGA designers☆1,431May 8, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆1,983Mar 12, 2026Updated 3 months ago
- A collection of demonstration digital filters☆178Jan 18, 2024Updated 2 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆334Sep 14, 2023Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆605Oct 10, 2021Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆620May 26, 2026Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆314Jun 26, 2026Updated last week
- Verilog PCI express components☆1,615Apr 26, 2024Updated 2 years ago
- Verilog I2C interface for FPGA implementation☆705Feb 27, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog AXI components for FPGA implementation☆2,082Feb 27, 2025Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆222Jun 26, 2026Updated last week
- RISC-V CPU Core☆439Jun 24, 2025Updated last year
- Opensource DDR3 Controller☆457Jun 12, 2026Updated 3 weeks ago
- A set of Wishbone Controlled SPI Flash Controllers☆102Oct 31, 2022Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,270Sep 18, 2021Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆462Feb 13, 2026Updated 4 months ago
- Verilog Ethernet components for FPGA implementation☆3,008Feb 27, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- Small footprint and configurable PCIe core☆714Jun 22, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,429Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,233Jun 27, 2024Updated 2 years ago
- Collection of open-source peripherals in Verilog☆186May 3, 2022Updated 4 years ago
- Verilog AXI stream components for FPGA implementation☆898Feb 27, 2025Updated last year
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago