ZipCPU / wbuart32
A simple, basic, formally verified UART controller
☆298Updated last year
Alternatives and similar repositories for wbuart32:
Users that are interested in wbuart32 are comparing it to the libraries listed below
- Opensource DDR3 Controller☆310Updated 3 weeks ago
- Bus bridges and other odds and ends☆542Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆436Updated 3 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆265Updated 3 months ago
- A simple RISC-V processor for use in FPGA designs.☆270Updated 8 months ago
- Verilog UART☆159Updated 11 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆230Updated 2 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- Small footprint and configurable DRAM core☆403Updated 3 months ago
- Common SystemVerilog components☆599Updated last month
- Verilog digital signal processing components☆133Updated 2 years ago
- Verilog SDRAM memory controller☆325Updated 7 years ago
- Verilog implementation of a RISC-V core☆114Updated 6 years ago
- RISC-V CPU Core☆321Updated 10 months ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆244Updated 6 years ago
- A simple implementation of a UART modem in Verilog.☆127Updated 3 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- FuseSoC standard core library☆133Updated 2 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆156Updated last month
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆322Updated 11 months ago
- SystemVerilog to Verilog conversion☆615Updated last week
- A huge VHDL library for FPGA development☆382Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆475Updated 2 months ago
- AXI interface modules for Cocotb☆252Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆281Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆312Updated 4 months ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆275Updated 5 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆426Updated 7 months ago
- FOSS Flow For FPGA☆383Updated 3 months ago
- Verilog UART☆474Updated last month