A simple, basic, formally verified UART controller
☆356Jan 29, 2024Updated 2 years ago
Alternatives and similar repositories for wbuart32
Users that are interested in wbuart32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wishbone controlled I2C controllers☆63Aug 10, 2026Updated 2 months ago
- Verilog UART☆591Feb 27, 2025Updated last year
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- Various HDL (Verilog) IP Cores☆939Jul 1, 2021Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆194Aug 31, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A simple implementation of a UART modem in Verilog.☆198Nov 10, 2021Updated 4 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆425Aug 10, 2026Updated 2 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆107Oct 31, 2022Updated 4 years ago
- A collection of SPI related cores☆23Nov 12, 2024Updated last year
- Bus bridges and other odds and ends☆713Sep 11, 2026Updated last month
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,440May 8, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,742Updated this week
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- A wishbone controlled scope for FPGA's☆95Jan 12, 2024Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆121Apr 27, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆2,030Mar 12, 2026Updated 7 months ago
- A collection of demonstration digital filters☆180Jan 18, 2024Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆644Oct 10, 2021Updated 5 years ago
- An Open Source configuration of the Arty platform☆133Jan 17, 2024Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆254Oct 26, 2026Updated last week
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆354Sep 14, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆498Oct 17, 2026Updated 2 weeks ago
- Verilog digital signal processing components☆197Oct 30, 2022Updated 4 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆332Sep 15, 2026Updated last month
- Opensource DDR3 Controller☆497Sep 12, 2026Updated last month
- Verilog I2C interface for FPGA implementation☆731Feb 27, 2025Updated last year
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆648Updated this week
- Wishbone controller for a MEMs microphone☆16Mar 18, 2020Updated 6 years ago
- Verilog AXI components for FPGA implementation☆2,168Feb 27, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Verilog UART☆204Jun 4, 2013Updated 13 years ago
- 32-bit Superscalar RISC-V CPU☆1,329Sep 18, 2021Updated 5 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- Verilog PCI express components☆1,675Apr 26, 2024Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- A Video display simulator☆185May 16, 2025Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago