A simple, basic, formally verified UART controller
☆339Jan 29, 2024Updated 2 years ago
Alternatives and similar repositories for wbuart32
Users that are interested in wbuart32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wishbone controlled I2C controllers☆57Nov 12, 2024Updated last year
- Verilog UART☆568Feb 27, 2025Updated last year
- A small, light weight, RISC CPU soft core☆1,550Dec 8, 2025Updated 6 months ago
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated 3 weeks ago
- Various HDL (Verilog) IP Cores☆908Jul 1, 2021Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- Bus bridges and other odds and ends☆679Jun 2, 2026Updated last week
- A utility for Composing FPGA designs from Peripherals☆188Dec 23, 2024Updated last year
- A wishbone controlled scope for FPGA's☆91Jan 12, 2024Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆118Apr 27, 2024Updated 2 years ago
- A simple implementation of a UART modem in Verilog.☆185Nov 10, 2021Updated 4 years ago
- An Open Source configuration of the Arty platform☆132Jan 17, 2024Updated 2 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆386Mar 15, 2026Updated 2 months ago
- Common SystemVerilog components☆757Jun 5, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog library for ASIC and FPGA designers☆1,421May 8, 2024Updated 2 years ago
- Must-have verilog systemverilog modules☆1,973Mar 12, 2026Updated 3 months ago
- A collection of demonstration digital filters☆175Jan 18, 2024Updated 2 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆330Sep 14, 2023Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆601Oct 10, 2021Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆613May 26, 2026Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆311Apr 1, 2026Updated 2 months ago
- Verilog PCI express components☆1,610Apr 26, 2024Updated 2 years ago
- Verilog I2C interface for FPGA implementation☆701Feb 27, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Verilog AXI components for FPGA implementation☆2,071Feb 27, 2025Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆215Updated this week
- RISC-V CPU Core☆434Jun 24, 2025Updated 11 months ago
- Opensource DDR3 Controller☆450Updated this week
- A set of Wishbone Controlled SPI Flash Controllers☆102Oct 31, 2022Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,259Sep 18, 2021Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 4 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆457Feb 13, 2026Updated 4 months ago
- Verilog Ethernet components for FPGA implementation☆2,982Feb 27, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- Small footprint and configurable PCIe core☆704Jun 4, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,420Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- Collection of open-source peripherals in Verilog☆186May 3, 2022Updated 4 years ago
- Verilog AXI stream components for FPGA implementation☆893Feb 27, 2025Updated last year
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago