☆13May 5, 2023Updated 2 years ago
Alternatives and similar repositories for jtag_pulp
Users that are interested in jtag_pulp are comparing it to the libraries listed below
Sorting:
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- ☆17Oct 7, 2025Updated 4 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 3 months ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated 8 months ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- Simple single-port AXI memory interface☆49Jun 7, 2024Updated last year
- ☆21Feb 20, 2026Updated last week
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 6 years ago
- SRAM build space for SKY130 provided by SkyWater.☆25Oct 20, 2021Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆76Mar 21, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 16, 2026Updated last week
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆32Feb 7, 2025Updated last year
- ☆34Feb 17, 2026Updated last week
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- This is a Verilog module to interface with WS2812-based LED strips.☆25Sep 9, 2019Updated 6 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- The memory model was leveraged from micron.☆28Mar 24, 2018Updated 7 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated this week
- ☆29Oct 20, 2019Updated 6 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆36Dec 8, 2025Updated 2 months ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 13 years ago
- Video compression systems☆24Jul 17, 2014Updated 11 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated this week
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Jan 11, 2019Updated 7 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆44Apr 20, 2022Updated 3 years ago
- A Verilog implementation of a processor cache.☆36Dec 29, 2017Updated 8 years ago