pulp-platform / jtag_pulpLinks
☆13Updated 2 years ago
Alternatives and similar repositories for jtag_pulp
Users that are interested in jtag_pulp are comparing it to the libraries listed below
Sorting:
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- ☆29Updated last month
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- MathLib DAC 2023 version☆12Updated last year
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- APB Logic☆18Updated 5 months ago
- UVM Python Verification Agents Library☆14Updated 4 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Updated 7 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated this week
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- ☆16Updated 6 years ago
- Contains commonly used UVM components (agents, environments and tests).☆29Updated 6 years ago
- ☆20Updated 5 years ago
- ☆21Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- ☆28Updated 4 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 10 months ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- ☆12Updated 9 years ago
- Platform Level Interrupt Controller☆40Updated last year
- My local copy of UVM-SystemC☆13Updated last year
- CORE-V MCU UVM Environment and Test Bench☆21Updated 10 months ago
- Multi-Technology RAM with AHB3Lite interface☆23Updated last year
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago