pulp-platform / dram_rtl_simLinks
☆18Updated 2 months ago
Alternatives and similar repositories for dram_rtl_sim
Users that are interested in dram_rtl_sim are comparing it to the libraries listed below
Sorting:
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆43Updated 9 months ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- ☆35Updated 6 months ago
- A Toy-Purpose TPU Simulator☆19Updated last year
- ☆31Updated 11 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆15Updated 5 months ago
- ☆27Updated 5 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆39Updated 3 months ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆25Updated 3 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆30Updated 2 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆51Updated last month
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- RISC-V Matrix Specification☆22Updated 10 months ago
- ☆49Updated 5 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated this week
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆17Updated last month
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆21Updated 9 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year