pulp-platform / dram_rtl_simLinks
☆17Updated 4 months ago
Alternatives and similar repositories for dram_rtl_sim
Users that are interested in dram_rtl_sim are comparing it to the libraries listed below
Sorting:
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- ☆42Updated 10 months ago
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆32Updated last month
- ☆33Updated last year
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- ☆36Updated 4 years ago
- ☆29Updated 6 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆20Updated 9 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 3 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Updated 8 years ago
- A Toy-Purpose TPU Simulator☆21Updated last year
- Processing in Memory Emulation☆23Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 2 weeks ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Updated 7 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Updated 2 years ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 10 months ago
- The official NaplesPU hardware code repository☆22Updated 6 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Updated 10 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Updated 3 months ago