pulp-platform / dram_rtl_simLinks
☆17Updated 2 months ago
Alternatives and similar repositories for dram_rtl_sim
Users that are interested in dram_rtl_sim are comparing it to the libraries listed below
Sorting:
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆45Updated 11 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated this week
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- ☆40Updated 8 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 6 months ago
- ☆32Updated last year
- ☆28Updated 6 years ago
- ☆29Updated last year
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆19Updated 8 months ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Updated last month
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆21Updated last week
- A Heterogeneous GPU Platform for Chipyard SoC☆40Updated 2 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- ☆12Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆14Updated last month
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆31Updated this week
- ☆11Updated last year
- ☆37Updated 2 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆70Updated 5 months ago
- matrix-coprocessor for RISC-V☆26Updated 2 weeks ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago