pulp-platform / dram_rtl_simLinks
☆18Updated 2 weeks ago
Alternatives and similar repositories for dram_rtl_sim
Users that are interested in dram_rtl_sim are comparing it to the libraries listed below
Sorting:
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆43Updated 9 months ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- A Toy-Purpose TPU Simulator☆19Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago
- ☆35Updated this week
- ☆32Updated 11 months ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 7 months ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- ☆27Updated 6 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆36Updated 4 years ago
- ☆27Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆41Updated 4 months ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆22Updated 9 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆33Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- ☆53Updated 6 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆54Updated 2 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- corundum work on vu13p☆21Updated last year