pulp-platform / dram_rtl_simLinks
☆17Updated 3 months ago
Alternatives and similar repositories for dram_rtl_sim
Users that are interested in dram_rtl_sim are comparing it to the libraries listed below
Sorting:
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- ☆42Updated 10 months ago
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- A Toy-Purpose TPU Simulator☆21Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆20Updated 9 months ago
- ☆32Updated last year
- cycle accurate Network-on-Chip Simulator☆32Updated last month
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- The official NaplesPU hardware code repository☆22Updated 6 years ago
- ☆29Updated last year
- ☆36Updated 4 years ago
- ☆29Updated 6 years ago
- Processing in Memory Emulation☆23Updated 2 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆24Updated this week
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Updated 8 years ago
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- corundum work on vu13p☆23Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Updated this week
- DASS HLS Compiler☆29Updated 2 years ago
- ☆38Updated 3 months ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- Template for project1 TPU☆23Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago