☆22Oct 12, 2026Updated 2 weeks ago
Alternatives and similar repositories for dram_rtl_sim
Users that are interested in dram_rtl_sim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆27Oct 14, 2026Updated 2 weeks ago
- ☆39Oct 22, 2026Updated last week
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 10 years ago
- ☆13May 5, 2023Updated 3 years ago
- An experimental hardware compiler☆14Aug 21, 2026Updated 2 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆23Dec 28, 2015Updated 10 years ago
- Repo for PyChart 1.39, refs http://download.gna.org/pychart/☆10Sep 29, 2014Updated 12 years ago
- Tensor computing core☆15Jul 8, 2026Updated 3 months ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆407Updated this week
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- Accelerator RTL inspired by VEGETA [HPCA'23] and MicroScopiQ [ISCA'25]☆17Nov 11, 2025Updated 11 months ago
- Verilog-HDL codes, Tcl files, and etc. for TSMC_65nm☆12Jul 2, 2019Updated 7 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆23Mar 20, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs☆11Jun 19, 2020Updated 6 years ago
- ☆20Oct 2, 2026Updated 3 weeks ago
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated last year
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆22Nov 6, 2025Updated 11 months ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- A GPU analytical model for LLM inference [ISCA 25]☆20May 4, 2026Updated 5 months ago
- ☆14Mar 7, 2022Updated 4 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆26Aug 29, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CDC example code for CSDN blog☆14Oct 18, 2021Updated 5 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆47Updated this week
- The official NaplesPU hardware code repository☆37Jul 27, 2019Updated 7 years ago
- Processing in Memory Emulation☆32Feb 24, 2023Updated 3 years ago
- Personal Project, Implementation of tinyNPU☆13Oct 14, 2024Updated 2 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆26Sep 10, 2026Updated last month
- Tiny Tapeout IHP 26a shuttle using the open source ihp-sg13g2 PDK☆12Apr 1, 2026Updated 6 months ago
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated 2 years ago
- SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte…☆30Jul 5, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆80Dec 29, 2025Updated 10 months ago
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- Input / Output Physical Memory Protection Unit for RISC-V☆17Jul 20, 2023Updated 3 years ago
- Spike with a coherence supported cache model☆14Jul 9, 2024Updated 2 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 12 years ago
- The multi-core cluster of a PULP system.☆122Oct 5, 2026Updated 3 weeks ago
- A simple, scalable, source-synchronous, all-digital DDR link☆42Oct 1, 2026Updated 3 weeks ago