pulp-platform / axi_mem_ifLinks
Simple single-port AXI memory interface
☆44Updated last year
Alternatives and similar repositories for axi_mem_if
Users that are interested in axi_mem_if are comparing it to the libraries listed below
Sorting:
- SystemVerilog modules and classes commonly used for verification☆50Updated 7 months ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆23Updated last year
- ☆35Updated 2 months ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- ☆34Updated 6 years ago
- ☆52Updated 6 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆69Updated 4 years ago
- ☆21Updated 5 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆62Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆41Updated 2 years ago
- Platform Level Interrupt Controller☆41Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- SoC Based on ARM Cortex-M3☆32Updated 3 months ago
- ☆97Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- round robin arbiter☆75Updated 11 years ago
- ☆60Updated 2 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year
- Python Tool for UVM Testbench Generation☆53Updated last year
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- Modular Multi-ported SRAM-based Memory☆31Updated 9 months ago