pulp-platform / axi_mem_ifLinks
Simple single-port AXI memory interface
☆41Updated 11 months ago
Alternatives and similar repositories for axi_mem_if
Users that are interested in axi_mem_if are comparing it to the libraries listed below
Sorting:
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- ☆21Updated 5 years ago
- Platform Level Interrupt Controller☆40Updated last year
- Python Tool for UVM Testbench Generation☆52Updated last year
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆60Updated 4 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- ☆20Updated 5 years ago
- ☆95Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- round robin arbiter☆74Updated 10 years ago