Simple single-port AXI memory interface
☆49Jun 7, 2024Updated last year
Alternatives and similar repositories for axi_mem_if
Users that are interested in axi_mem_if are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 2 months ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- ☆13May 5, 2023Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated last month
- USB -> AXI Debug Bridge☆43Jun 5, 2021Updated 4 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Sep 9, 2025Updated 6 months ago
- APB Logic☆24Feb 24, 2026Updated last month
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Common SystemVerilog components☆728Mar 18, 2026Updated last week
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- ☆59Feb 18, 2019Updated 7 years ago
- Modular Multi-ported SRAM-based Memory☆32Nov 8, 2024Updated last year
- Verilog hardware abstraction library☆50Updated this week
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- ☆17Dec 19, 2025Updated 3 months ago
- AMBA AXI VIP☆450Jun 28, 2024Updated last year
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- ☆12Jul 20, 2022Updated 3 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆44Oct 13, 2023Updated 2 years ago
- A simulator integrates ChampSim and Ramulator.☆19Aug 18, 2025Updated 7 months ago
- ☆23Oct 8, 2019Updated 6 years ago
- ☆51Jan 9, 2026Updated 2 months ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆23Mar 15, 2025Updated last year
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- ☆42Jan 14, 2022Updated 4 years ago
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated last month
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 4 years ago