Simple single-port AXI memory interface
☆50Jun 7, 2024Updated 2 years ago
Alternatives and similar repositories for axi_mem_if
Users that are interested in axi_mem_if are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 6 months ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Generic Register Interface (contains various adapters)☆141Updated this week
- USB -> AXI Debug Bridge☆45Jun 5, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,631Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AXI Adapter(s) for RISC-V Atomic Operations☆67Updated this week
- ☆13May 5, 2023Updated 3 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Jul 16, 2026Updated last week
- APB Logic☆27Jul 2, 2026Updated 3 weeks ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 7 years ago
- Common SystemVerilog components☆768Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆93Updated this week
- Hardware Acceleration of Banded Smith-Waterman Algorithm on an FPGA using Systolic array based architecture.☆12Nov 26, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Modular Multi-ported SRAM-based Memory☆33Nov 8, 2024Updated last year
- ☆63Feb 18, 2019Updated 7 years ago
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- A modular hardware abstraction library☆55Updated this week
- AMBA AXI VIP☆467Jun 28, 2024Updated 2 years ago
- ☆17Mar 21, 2026Updated 4 months ago
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆12Jul 20, 2022Updated 4 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- ☆54Jan 9, 2026Updated 6 months ago
- ☆26Oct 8, 2019Updated 6 years ago
- ☆43Jan 14, 2022Updated 4 years ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆23Mar 15, 2025Updated last year
- AXI DMA 32 / 64 bits☆130Jul 17, 2014Updated 12 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago
- Репозиторий канала Verification For All☆15May 27, 2026Updated last month
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆22Updated this week
- ☆221May 30, 2026Updated last month