pulp-platform / axi_mem_ifLinks
Simple single-port AXI memory interface
☆44Updated last year
Alternatives and similar repositories for axi_mem_if
Users that are interested in axi_mem_if are comparing it to the libraries listed below
Sorting:
- SystemVerilog modules and classes commonly used for verification☆50Updated 6 months ago
- General Purpose AXI Direct Memory Access☆55Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- SoC Based on ARM Cortex-M3☆32Updated 2 months ago
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated last week
- ☆34Updated 6 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆67Updated 4 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- This is the repository for the IEEE version of the book☆67Updated 4 years ago
- ☆59Updated 2 years ago
- ☆52Updated 6 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆23Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- round robin arbiter☆74Updated 11 years ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆66Updated 5 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- ☆97Updated last year
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- ☆33Updated 2 months ago
- Platform Level Interrupt Controller☆41Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- ☆21Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago