Simple single-port AXI memory interface
☆50Jun 7, 2024Updated last year
Alternatives and similar repositories for axi_mem_if
Users that are interested in axi_mem_if are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog modules and classes commonly used for verification☆56Jan 5, 2026Updated 4 months ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 2 months ago
- ☆13May 5, 2023Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated 2 months ago
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 4 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Sep 9, 2025Updated 7 months ago
- APB Logic☆26Feb 24, 2026Updated 2 months ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Common SystemVerilog components☆738Apr 27, 2026Updated last week
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆86Feb 5, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Modular Multi-ported SRAM-based Memory☆32Nov 8, 2024Updated last year
- ☆63Feb 18, 2019Updated 7 years ago
- Verilog hardware abstraction library☆50Apr 23, 2026Updated last week
- UART -> AXI Bridge☆73Jul 1, 2021Updated 4 years ago
- ☆17Mar 21, 2026Updated last month
- AMBA AXI VIP☆457Jun 28, 2024Updated last year
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- ☆12Jul 20, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆45Oct 13, 2023Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Mar 29, 2013Updated 13 years ago
- ☆24Oct 8, 2019Updated 6 years ago
- A simulator integrates ChampSim and Ramulator.☆20Updated this week
- ☆51Jan 9, 2026Updated 3 months ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆23Mar 15, 2025Updated last year
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- ☆42Jan 14, 2022Updated 4 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 2 months ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 4 years ago
- AXI DMA 32 / 64 bits☆127Jul 17, 2014Updated 11 years ago