pulp-platform / axi_mem_ifLinks
Simple single-port AXI memory interface
☆46Updated last year
Alternatives and similar repositories for axi_mem_if
Users that are interested in axi_mem_if are comparing it to the libraries listed below
Sorting:
- SystemVerilog modules and classes commonly used for verification☆50Updated 9 months ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- ☆64Updated 3 years ago
- SoC Based on ARM Cortex-M3☆33Updated 5 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- round robin arbiter☆75Updated 11 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆64Updated 4 years ago
- ☆37Updated 6 years ago
- ☆29Updated 5 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- Generic Register Interface (contains various adapters)☆130Updated last week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆24Updated last month
- The memory model was leveraged from micron.☆24Updated 7 years ago
- ☆30Updated last month
- ☆99Updated 2 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Updated 2 years ago