pulp-platform / axi_mem_ifLinks
Simple single-port AXI memory interface
☆49Updated last year
Alternatives and similar repositories for axi_mem_if
Users that are interested in axi_mem_if are comparing it to the libraries listed below
Sorting:
- SystemVerilog modules and classes commonly used for verification☆57Updated last month
- General Purpose AXI Direct Memory Access☆62Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆76Updated 5 years ago
- ☆22Updated 5 years ago
- Xilinx AXI VIP example of use☆43Updated 4 years ago
- round robin arbiter☆78Updated 11 years ago
- APB Logic☆23Updated 3 weeks ago
- This is a tutorial on standard digital design flow☆83Updated 4 years ago
- Platform Level Interrupt Controller☆44Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Updated last month
- ☆70Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆19Updated last month
- AXI4 BFM in Verilog☆35Updated 9 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Updated last month
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Updated 5 years ago
- ☆40Updated 2 weeks ago
- Implementing Different Adder Structures in Verilog☆74Updated 6 years ago
- ☆31Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆85Updated 7 years ago
- Repository gathering basic modules for CDC purpose☆58Updated 6 years ago
- Network on Chip Implementation written in SytemVerilog☆198Updated 3 years ago
- RTL Verilog library for various DSP modules☆94Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- ☆23Updated 6 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆148Updated last week
- ☆114Updated 3 months ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆74Updated last year
- ☆33Updated 2 months ago
- AHB DMA 32 / 64 bits☆59Updated 11 years ago