pulp-platform / axi_mem_ifLinks
Simple single-port AXI memory interface
☆46Updated last year
Alternatives and similar repositories for axi_mem_if
Users that are interested in axi_mem_if are comparing it to the libraries listed below
Sorting:
- SystemVerilog modules and classes commonly used for verification☆50Updated 8 months ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆18Updated 3 weeks ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆64Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 months ago
- ☆63Updated 3 years ago
- round robin arbiter☆75Updated 11 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last month
- ☆36Updated 6 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- ☆97Updated 2 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated this week
- ☆29Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- ☆21Updated 5 years ago
- SoC Based on ARM Cortex-M3☆33Updated 4 months ago
- Platform Level Interrupt Controller☆43Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 2 weeks ago
- BlackParrot on Zynq☆47Updated 6 months ago