pulp-platform / axi_mem_if
Simple single-port AXI memory interface
☆38Updated 9 months ago
Alternatives and similar repositories for axi_mem_if:
Users that are interested in axi_mem_if are comparing it to the libraries listed below
- SystemVerilog modules and classes commonly used for verification☆46Updated 2 months ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- Python Tool for UVM Testbench Generation☆50Updated 9 months ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- Platform Level Interrupt Controller☆36Updated 10 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆53Updated 4 years ago
- ☆25Updated 4 years ago
- CORE-V MCU UVM Environment and Test Bench☆20Updated 7 months ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 5 months ago
- This is the repository for the IEEE version of the book☆57Updated 4 years ago
- ☆20Updated 5 years ago
- SoC Based on ARM Cortex-M3☆27Updated this week
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆48Updated 11 months ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆47Updated last month
- Single-Cycle RISC-V Processor in systemverylog☆20Updated 5 years ago
- round robin arbiter☆70Updated 10 years ago
- Implementation of the PCIe physical layer☆33Updated last month
- The memory model was leveraged from micron.☆22Updated 6 years ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- ☆53Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- ☆19Updated 2 years ago