Simple single-port AXI memory interface
☆51Jun 7, 2024Updated 2 years ago
Alternatives and similar repositories for axi_mem_if
Users that are interested in axi_mem_if are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 9 months ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,721Sep 24, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- AXI Adapter(s) for RISC-V Atomic Operations☆66Jul 20, 2026Updated 2 months ago
- ☆13May 5, 2023Updated 3 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆28Jul 27, 2026Updated 2 months ago
- APB Logic☆29Sep 24, 2026Updated 2 weeks ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆38Jul 10, 2019Updated 7 years ago
- Common SystemVerilog components☆808Sep 18, 2026Updated 3 weeks ago
- Hardware Acceleration of Banded Smith-Waterman Algorithm on an FPGA using Systolic array based architecture.☆12Nov 26, 2022Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Modular Multi-ported SRAM-based Memory☆33Nov 8, 2024Updated last year
- ☆62Feb 18, 2019Updated 7 years ago
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 7 years ago
- A modular hardware abstraction library☆53Sep 28, 2026Updated 2 weeks ago
- AMBA AXI VIP☆481Oct 1, 2026Updated last week
- ☆17Oct 3, 2026Updated last week
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Jul 20, 2022Updated 4 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- ☆54Jan 9, 2026Updated 9 months ago
- ☆26Oct 8, 2019Updated 7 years ago
- ☆43Jan 14, 2022Updated 4 years ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- ☆23Mar 15, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI DMA 32 / 64 bits☆130Jul 17, 2014Updated 12 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago
- Репозиторий канала Verification For All☆15Oct 4, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆23Updated this week
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆21May 26, 2021Updated 5 years ago
- ☆226Aug 16, 2026Updated last month