pulp-platform / axi_mem_ifLinks
Simple single-port AXI memory interface
☆45Updated last year
Alternatives and similar repositories for axi_mem_if
Users that are interested in axi_mem_if are comparing it to the libraries listed below
Sorting:
- SystemVerilog modules and classes commonly used for verification☆50Updated 8 months ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 8 months ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆24Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last month
- SoC Based on ARM Cortex-M3☆33Updated 3 months ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- ☆36Updated 3 months ago
- ☆35Updated 6 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆63Updated 4 years ago
- round robin arbiter☆75Updated 11 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- ☆21Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆64Updated last year
- Python Tool for UVM Testbench Generation☆54Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆18Updated 3 weeks ago
- ☆61Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- AXI4 BFM in Verilog☆33Updated 8 years ago
- This is the repository for the IEEE version of the book☆71Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Platform Level Interrupt Controller☆42Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago