pulp-platform / axi_mem_ifLinks
Simple single-port AXI memory interface
☆41Updated last year
Alternatives and similar repositories for axi_mem_if
Users that are interested in axi_mem_if are comparing it to the libraries listed below
Sorting:
- SystemVerilog modules and classes commonly used for verification☆48Updated 5 months ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- SoC Based on ARM Cortex-M3☆32Updated last month
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- Platform Level Interrupt Controller☆41Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- round robin arbiter☆74Updated 10 years ago
- ☆59Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆62Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- ☆21Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated this week
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆56Updated last year
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆31Updated 3 weeks ago
- Pure digital components of a UCIe controller☆63Updated this week
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- ☆29Updated 4 years ago