pulp-platform / axi_mem_ifLinks
Simple single-port AXI memory interface
☆48Updated last year
Alternatives and similar repositories for axi_mem_if
Users that are interested in axi_mem_if are comparing it to the libraries listed below
Sorting:
- SystemVerilog modules and classes commonly used for verification☆53Updated last month
- General Purpose AXI Direct Memory Access☆61Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last year
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆75Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated last week
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆75Updated last month
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆71Updated last year
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- ☆110Updated last month
- SoC Based on ARM Cortex-M3☆34Updated 7 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Updated last month
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated last week
- AXI4 and AXI4-Lite interface definitions☆97Updated 5 years ago
- ☆66Updated 3 years ago
- Generic Register Interface (contains various adapters)☆133Updated last month
- ☆38Updated 6 months ago
- ☆32Updated last month
- ☆57Updated 6 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆24Updated 3 months ago
- This is a tutorial on standard digital design flow☆80Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- round robin arbiter☆77Updated 11 years ago
- ☆31Updated 5 years ago
- Network on Chip Implementation written in SytemVerilog☆196Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year