Simple single-port AXI memory interface
☆51Jun 7, 2024Updated 2 years ago
Alternatives and similar repositories for axi_mem_if
Users that are interested in axi_mem_if are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 9 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆67Oct 12, 2026Updated 3 weeks ago
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 12 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,742Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13May 5, 2023Updated 3 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆28Jul 27, 2026Updated 3 months ago
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- ☆14Aug 26, 2016Updated 10 years ago
- ☆26Oct 8, 2019Updated 7 years ago
- Core protocol to AXI bridge☆11Sep 30, 2019Updated 7 years ago
- Advanced Verification Methodologies for RISC-V and related IP☆10Jan 16, 2023Updated 3 years ago
- AXI4 BFM in Verilog☆37Dec 13, 2016Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- ☆39Oct 22, 2026Updated last week
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- ☆23Feb 22, 2020Updated 6 years ago
- ☆10Sep 19, 2019Updated 7 years ago
- ☆12Mar 24, 2023Updated 3 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆24Feb 14, 2025Updated last year
- APB Logic☆29Sep 24, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- ☆31Jun 13, 2021Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆38Jul 10, 2019Updated 7 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆160Oct 21, 2026Updated last week
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- 将uCore移植到Loongarch 32☆38Nov 5, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- A modular hardware abstraction library☆53Updated this week
- General Purpose AXI Direct Memory Access☆83May 12, 2024Updated 2 years ago
- Modular Multi-ported SRAM-based Memory☆33Nov 8, 2024Updated last year
- Hardware Acceleration of Banded Smith-Waterman Algorithm on an FPGA using Systolic array based architecture.☆12Nov 26, 2022Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- ☆62Feb 18, 2019Updated 7 years ago