Simple single-port AXI memory interface
☆49Jun 7, 2024Updated last year
Alternatives and similar repositories for axi_mem_if
Users that are interested in axi_mem_if are comparing it to the libraries listed below
Sorting:
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 2 months ago
- ☆13May 5, 2023Updated 2 years ago
- Generic Register Interface (contains various adapters)☆136Feb 24, 2026Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- APB Logic☆24Feb 24, 2026Updated last week
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- ☆58Feb 18, 2019Updated 7 years ago
- Modular Multi-ported SRAM-based Memory☆31Nov 8, 2024Updated last year
- [UNRELEASED] FP div/sqrt unit for transprecision☆26Sep 9, 2025Updated 5 months ago
- ☆23Oct 8, 2019Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- ☆14Jan 22, 2026Updated last month
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- GSI Timing Gateware and Tools☆14Feb 25, 2026Updated last week
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- SoC for muntjac☆13Jun 18, 2025Updated 8 months ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆14Aug 20, 2024Updated last year
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- ☆22Mar 20, 2024Updated last year
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆43Oct 13, 2023Updated 2 years ago
- Algorithmic C Math Library☆67Jan 6, 2026Updated last month
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last month
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- Store the ATD/openapi/protobuf/... interfaces between semgrep components☆18Updated this week
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Feb 26, 2026Updated last week
- ☆33Apr 30, 2023Updated 2 years ago