pulp-platform / axi_mem_if
Simple single-port AXI memory interface
☆38Updated 9 months ago
Alternatives and similar repositories for axi_mem_if:
Users that are interested in axi_mem_if are comparing it to the libraries listed below
- SystemVerilog modules and classes commonly used for verification☆46Updated 2 months ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- This is the repository for the IEEE version of the book☆57Updated 4 years ago
- ☆21Updated 5 years ago
- Python Tool for UVM Testbench Generation☆50Updated 10 months ago
- The memory model was leveraged from micron.☆22Updated 6 years ago
- Platform Level Interrupt Controller☆36Updated 10 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 2 months ago
- ☆19Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆58Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated last month
- System on Chip verified with UVM/OSVVM/FV☆23Updated 3 weeks ago
- SoC Based on ARM Cortex-M3☆27Updated last week
- Single-Cycle RISC-V Processor in systemverylog☆20Updated 5 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆53Updated 4 years ago
- ☆53Updated 4 years ago
- round robin arbiter☆70Updated 10 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆19Updated 10 months ago
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated this week
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Asynchronous fifo in verilog☆33Updated 8 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 weeks ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Generate UVM testbench framework template files with Python 3☆25Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆28Updated 3 weeks ago