pulp-platform / axi_riscv_atomicsView external linksLinks
AXI Adapter(s) for RISC-V Atomic Operations
☆66Dec 12, 2025Updated 2 months ago
Alternatives and similar repositories for axi_riscv_atomics
Users that are interested in axi_riscv_atomics are comparing it to the libraries listed below
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated last week
- Generic Register Interface (contains various adapters)☆135Nov 20, 2025Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated last month
- Common SystemVerilog components☆706Feb 6, 2026Updated last week
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- Simple single-port AXI memory interface☆49Jun 7, 2024Updated last year
- ☆13May 5, 2023Updated 2 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆117Jul 21, 2025Updated 6 months ago
- ☆20Dec 19, 2025Updated last month
- ☆13Feb 13, 2021Updated 5 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- ☆87Jan 30, 2026Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆80Feb 5, 2026Updated last week
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated 11 months ago
- ☆27Aug 2, 2021Updated 4 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 3 months ago
- Open-source high-performance non-blocking cache☆93Dec 3, 2025Updated 2 months ago
- CNN accelerator using NoC architecture☆17Dec 6, 2018Updated 7 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆656Updated this week
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last week
- ☆90Feb 4, 2026Updated last week
- Open-source non-blocking L2 cache☆52Feb 3, 2026Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆294Feb 4, 2026Updated last week
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 5 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Sep 18, 2023Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆645Jan 19, 2026Updated 3 weeks ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆317Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆569Oct 21, 2025Updated 3 months ago
- Network on Chip Implementation written in SytemVerilog☆198Aug 27, 2022Updated 3 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆60Sep 30, 2019Updated 6 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year