pulp-platform / axi_riscv_atomicsLinks
AXI Adapter(s) for RISC-V Atomic Operations
☆64Updated 3 weeks ago
Alternatives and similar repositories for axi_riscv_atomics
Users that are interested in axi_riscv_atomics are comparing it to the libraries listed below
Sorting:
- ☆95Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- The multi-core cluster of a PULP system.☆97Updated last week
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Platform Level Interrupt Controller☆40Updated last year
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- Simple single-port AXI memory interface☆41Updated 11 months ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- RISC-V Verification Interface☆92Updated 3 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆159Updated last week
- General Purpose AXI Direct Memory Access☆50Updated last year
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- Simple runtime for Pulp platforms☆48Updated 2 weeks ago