AXI Adapter(s) for RISC-V Atomic Operations
☆66Jul 20, 2026Updated 3 weeks ago
Alternatives and similar repositories for axi_riscv_atomics
Users that are interested in axi_riscv_atomics are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- The multi-core cluster of a PULP system.☆115Aug 4, 2026Updated last week
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 7 months ago
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated 3 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,655Aug 5, 2026Updated last week
- Simple single-port AXI memory interface☆51Jun 7, 2024Updated 2 years ago
- Common SystemVerilog components☆782Updated this week
- ☆13Feb 13, 2021Updated 5 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 11 months ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- ☆92Updated this week
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open-source high-performance non-blocking cache☆100Jun 17, 2026Updated last month
- ☆13May 5, 2023Updated 3 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- ☆85Jun 1, 2022Updated 4 years ago
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Apr 2, 2024Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆63Sep 30, 2019Updated 6 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- ☆26Jul 22, 2026Updated 3 weeks ago
- GEMM and GEMM-Ops accelerator for PULP systems☆115Aug 5, 2026Updated last week
- SystemVerilog IPs and Modules for architectural redundancy designs.☆21Updated this week
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Aug 6, 2026Updated last week
- Network on Chip Implementation written in SytemVerilog☆211Aug 27, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆96Jul 22, 2026Updated 3 weeks ago
- ☆27Aug 2, 2021Updated 5 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆357Updated this week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 8 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆709Updated this week
- Mutation Cover with Yosys (MCY)☆97Aug 5, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆631Jul 24, 2026Updated 3 weeks ago