pulp-platform / axi_riscv_atomicsLinks
AXI Adapter(s) for RISC-V Atomic Operations
☆66Updated last month
Alternatives and similar repositories for axi_riscv_atomics
Users that are interested in axi_riscv_atomics are comparing it to the libraries listed below
Sorting:
- pulp_soc is the core building component of PULP based SoCs☆82Updated 10 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80Updated last year
- Generic Register Interface (contains various adapters)☆135Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Updated 6 months ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆194Updated 4 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated 2 months ago
- ☆113Updated 2 months ago
- The multi-core cluster of a PULP system.☆111Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆80Updated 2 months ago
- RISC-V System on Chip Template☆160Updated 5 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- ☆90Updated last month
- Platform Level Interrupt Controller☆44Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆135Updated this week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆122Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- ☆71Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- Simple single-port AXI memory interface☆49Updated last year
- Simple runtime for Pulp platforms☆50Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- An Open-Source Design and Verification Environment for RISC-V☆86Updated 4 years ago
- ☆87Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago