pulp-platform / axi_riscv_atomics
AXI Adapter(s) for RISC-V Atomic Operations
☆58Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for axi_riscv_atomics
- pulp_soc is the core building component of PULP based SoCs☆78Updated 3 months ago
- ☆73Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆90Updated this week
- For contributions of Chisel IP to the chisel community.☆55Updated this week
- The multi-core cluster of a PULP system.☆56Updated last week
- Generic Register Interface (contains various adapters)☆99Updated last month
- ☆74Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆134Updated 2 weeks ago
- Platform Level Interrupt Controller☆35Updated 6 months ago
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- (System)Verilog to Chisel translator☆105Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 5 months ago
- SystemVerilog modules and classes commonly used for verification☆44Updated 3 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆129Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆60Updated 7 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆140Updated last year
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆52Updated last year
- A SystemVerilog source file pickler.☆51Updated 3 weeks ago
- A dynamic verification library for Chisel.☆140Updated 5 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆94Updated last year
- Simple single-port AXI memory interface☆36Updated 5 months ago
- Basic floating-point components for RISC-V processors☆62Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆58Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- Network on Chip Implementation written in SytemVerilog☆156Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆78Updated last month
- ☆31Updated last month
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago