pulp-platform / axi_riscv_atomicsLinks
AXI Adapter(s) for RISC-V Atomic Operations
☆66Updated 2 weeks ago
Alternatives and similar repositories for axi_riscv_atomics
Users that are interested in axi_riscv_atomics are comparing it to the libraries listed below
Sorting:
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Generic Register Interface (contains various adapters)☆126Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- ☆97Updated last year
- The multi-core cluster of a PULP system.☆108Updated this week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆176Updated this week
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated this week
- Platform Level Interrupt Controller☆41Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 10 months ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 7 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆43Updated 2 years ago
- ☆64Updated 4 years ago
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- ☆72Updated 2 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆174Updated 9 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month