AXI Adapter(s) for RISC-V Atomic Operations
☆67Oct 12, 2026Updated 3 weeks ago
Alternatives and similar repositories for axi_riscv_atomics
Users that are interested in axi_riscv_atomics are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- The multi-core cluster of a PULP system.☆123Oct 27, 2026Updated last week
- Simple single-port AXI memory interface☆51Jun 7, 2024Updated 2 years ago
- SystemVerilog modules and classes commonly used for verification☆58Jan 5, 2026Updated 9 months ago
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,745Updated this week
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- Open-source high-performance non-blocking cache☆102Jun 17, 2026Updated 4 months ago
- Common SystemVerilog components☆814Sep 18, 2026Updated last month
- ☆13Feb 13, 2021Updated 5 years ago
- Репозиторий канала Verification For All☆16Oct 4, 2026Updated 3 weeks ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- ☆39Oct 22, 2026Updated last week
- Advanced Verification Methodologies for RISC-V and related IP☆10Jan 16, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆23Feb 22, 2020Updated 6 years ago
- ☆93Updated this week
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 12 years ago
- Tenstorrent reference design (harness) for the Open Chiplet Atlas (OCA) architecture☆23Updated this week
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- ☆13May 5, 2023Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆692Oct 28, 2026Updated last week
- Network on Chip Implementation written in SytemVerilog☆215Aug 27, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- Bus bridges and other odds and ends☆713Sep 11, 2026Updated last month
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- Core protocol to AXI bridge☆11Sep 30, 2019Updated 7 years ago
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Apr 2, 2024Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Instruction Set Generator initially contributed by Futurewei☆321Oct 17, 2023Updated 3 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆738Updated this week
- RISC-V System on Chip Template☆162Aug 26, 2026Updated 2 months ago
- ☆22Oct 12, 2026Updated 3 weeks ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Verilog Configurable Cache☆197Sep 21, 2026Updated last month
- ☆86Jun 1, 2022Updated 4 years ago