AXI Adapter(s) for RISC-V Atomic Operations
☆66Feb 23, 2026Updated last month
Alternatives and similar repositories for axi_riscv_atomics
Users that are interested in axi_riscv_atomics are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- The multi-core cluster of a PULP system.☆113Mar 28, 2026Updated 2 weeks ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 3 months ago
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Updated this week
- Common SystemVerilog components☆733Apr 9, 2026Updated last week
- Simple single-port AXI memory interface☆50Jun 7, 2024Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 7 months ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- ☆89Apr 9, 2026Updated last week
- ☆13May 5, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆22Mar 27, 2026Updated 2 weeks ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- Open-source high-performance non-blocking cache☆95Apr 1, 2026Updated 2 weeks ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆85Feb 5, 2026Updated 2 months ago
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Apr 2, 2024Updated 2 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Apr 1, 2026Updated 2 weeks ago
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Apr 7, 2026Updated last week
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆60Sep 30, 2019Updated 6 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆19Nov 12, 2025Updated 5 months ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Network on Chip Implementation written in SytemVerilog☆200Aug 27, 2022Updated 3 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆673Updated this week
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆27Aug 2, 2021Updated 4 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆326Apr 8, 2026Updated last week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 4 months ago
- Mutation Cover with Yosys (MCY)☆91Apr 9, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆591Apr 7, 2026Updated last week
- Hardware design with Chisel☆35Feb 9, 2023Updated 3 years ago
- Wraps the NVDLA project for Chipyard integration☆23Sep 2, 2025Updated 7 months ago