pulp-platform / axi_riscv_atomics
AXI Adapter(s) for RISC-V Atomic Operations
☆62Updated 7 months ago
Alternatives and similar repositories for axi_riscv_atomics:
Users that are interested in axi_riscv_atomics are comparing it to the libraries listed below
- ☆92Updated last year
- Generic Register Interface (contains various adapters)☆112Updated 6 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆61Updated 10 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated last month
- Platform Level Interrupt Controller☆39Updated 11 months ago
- SystemVerilog modules and classes commonly used for verification☆47Updated 3 months ago
- The multi-core cluster of a PULP system.☆89Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆50Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆145Updated 3 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆70Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆92Updated last month
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- For contributions of Chisel IP to the chisel community.☆61Updated 5 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆61Updated last year
- A SystemVerilog source file pickler.☆56Updated 5 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆133Updated last month
- Simple single-port AXI memory interface☆41Updated 10 months ago
- ☆54Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Pure digital components of a UCIe controller☆60Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 2 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆189Updated last week
- A dynamic verification library for Chisel.☆148Updated 5 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆102Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 3 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆63Updated 9 months ago
- RISC-V Verification Interface☆88Updated last month