pulp-platform / culsansLinks
Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
☆37Updated last year
Alternatives and similar repositories for culsans
Users that are interested in culsans are comparing it to the libraries listed below
Sorting:
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆102Updated last week
- RISC-V Core Local Interrupt Controller (CLINT)☆28Updated 3 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- AIA IP compliant with the RISC-V AIA spec☆44Updated 8 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last week
- ☆19Updated last month
- ☆35Updated 9 months ago
- Platform Level Interrupt Controller☆43Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- The multi-core cluster of a PULP system.☆108Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated last week
- ☆97Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 4 months ago
- Simple UVM environment for experimenting with Verilator.☆24Updated 3 weeks ago
- Generic Register Interface (contains various adapters)☆130Updated 2 months ago
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago
- ☆76Updated last week
- Advanced Architecture Labs with CVA6☆68Updated last year
- ☆29Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- HW Design Collateral for Caliptra RoT IP☆112Updated this week
- RISC-V System on Chip Template☆159Updated last month