pulp-platform / culsans
Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
☆30Updated 10 months ago
Alternatives and similar repositories for culsans:
Users that are interested in culsans are comparing it to the libraries listed below
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆86Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆47Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- AIA IP compliant with the RISC-V AIA spec☆35Updated last month
- ☆27Updated 3 months ago
- ☆88Updated last year
- RISC-V Core Local Interrupt Controller (CLINT)☆25Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆66Updated this week
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆53Updated last year
- Simple runtime for Pulp platforms☆42Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 9 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- Platform Level Interrupt Controller☆36Updated 10 months ago
- The multi-core cluster of a PULP system.☆80Updated this week
- ☆23Updated 2 weeks ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 5 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 4 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆135Updated last week
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆18Updated 2 months ago
- A SystemVerilog source file pickler.☆55Updated 4 months ago
- ☆32Updated 4 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆78Updated this week
- pulp_soc is the core building component of PULP based SoCs☆79Updated this week
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 7 months ago
- ☆42Updated 3 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆61Updated 4 months ago