pulp-platform / culsansLinks
Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
☆37Updated last year
Alternatives and similar repositories for culsans
Users that are interested in culsans are comparing it to the libraries listed below
Sorting:
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month
- AIA IP compliant with the RISC-V AIA spec☆45Updated 8 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- RISC-V Core Local Interrupt Controller (CLINT)☆28Updated 4 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Simple UVM environment for experimenting with Verilator.☆27Updated last month
- Advanced Architecture Labs with CVA6☆68Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Platform Level Interrupt Controller☆43Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- ☆35Updated 10 months ago
- ☆19Updated last week
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- ☆80Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- HW Design Collateral for Caliptra RoT IP☆113Updated this week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 11 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆17Updated 6 months ago
- RISC-V IOMMU in verilog☆19Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 3 weeks ago
- ☆99Updated 2 years ago