Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
☆37May 4, 2024Updated last year
Alternatives and similar repositories for culsans
Users that are interested in culsans are comparing it to the libraries listed below
Sorting:
- ☆21Feb 20, 2026Updated last week
- ☆34Feb 17, 2026Updated last week
- A reliable, real-time subsystem for the Carfield SoC☆19Dec 2, 2025Updated 2 months ago
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated 11 months ago
- ☆13Nov 9, 2023Updated 2 years ago
- ☆12Nov 20, 2025Updated 3 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆119Updated this week
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆112Sep 24, 2025Updated 5 months ago
- 64-bit multicore Linux-capable RISC-V processor☆106Apr 28, 2025Updated 10 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Updated this week
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆60Feb 23, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆269Updated this week
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- A guide on how to build and use a set of Bao guest configurations for various platforms☆49Updated this week
- ☆24Dec 30, 2025Updated 2 months ago
- Generic Register Interface (contains various adapters)☆136Feb 14, 2026Updated 2 weeks ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆10Feb 16, 2026Updated last week
- ☆13May 5, 2023Updated 2 years ago
- ☆12Jul 28, 2022Updated 3 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 8 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 16, 2026Updated last week
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆120Aug 26, 2025Updated 6 months ago
- ☆132Aug 14, 2025Updated 6 months ago
- RISC-V Core Local Interrupt Controller (CLINT)☆30Feb 14, 2026Updated 2 weeks ago