Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
☆38May 4, 2024Updated 2 years ago
Alternatives and similar repositories for culsans
Users that are interested in culsans are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆26Jul 22, 2026Updated 2 weeks ago
- AIA IP compliant with the RISC-V AIA spec☆47Jan 27, 2025Updated last year
- IOPMP IP☆26Jul 11, 2025Updated last year
- ☆36Jul 29, 2026Updated last week
- ☆13Nov 9, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆24Jul 1, 2026Updated last month
- ☆12Jun 3, 2026Updated 2 months ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆25Mar 25, 2025Updated last year
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 8 months ago
- This is the main repository of the ALFA framework project! Jump here to start developping with ALFA.☆18Jun 16, 2025Updated last year
- ☆29Dec 30, 2025Updated 7 months ago
- CROSSCON-Hypervisor, a Lightweight Hypervisor☆23Jul 6, 2026Updated last month
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆120Sep 24, 2025Updated 10 months ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Aug 1, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Updated this week
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- 64-bit multicore Linux-capable RISC-V processor☆120Apr 28, 2025Updated last year
- A guide on how to build and use a set of Bao guest configurations for various platforms☆55Jul 28, 2026Updated last week
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MultiZone® Security TEE for Arm® Cortex®-M is the quick and safe way to add security and separation to any Cortex-M based device. MultiZo…☆14Aug 21, 2023Updated 2 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Dec 19, 2024Updated last year
- ☆162Jun 8, 2026Updated 2 months ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆135May 8, 2026Updated 3 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆325Updated this week
- ☆38Jul 23, 2026Updated 2 weeks ago
- ☆19Jun 8, 2026Updated 2 months ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Core Local Interrupt Controller (CLINT)☆33Updated this week
- ☆14Jul 16, 2026Updated 3 weeks ago
- CHERI ISA Specification☆26Mar 13, 2026Updated 4 months ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆38Oct 23, 2025Updated 9 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- Generic Register Interface (contains various adapters)☆141Updated this week
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago