pulp-platform / culsans
Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
☆30Updated 9 months ago
Alternatives and similar repositories for culsans:
Users that are interested in culsans are comparing it to the libraries listed below
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆84Updated this week
- AIA IP compliant with the RISC-V AIA spec☆35Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 9 months ago
- The multi-core cluster of a PULP system.☆69Updated this week
- DUTH RISC-V Superscalar Microprocessor☆30Updated 3 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 8 months ago
- RISC-V IOMMU Specification☆103Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆64Updated 2 weeks ago
- RISC-V Core Local Interrupt Controller (CLINT)☆25Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆67Updated 10 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆44Updated 3 weeks ago
- Platform Level Interrupt Controller☆36Updated 9 months ago
- ☆27Updated 2 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆60Updated 5 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated last week
- ☆42Updated 3 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 7 months ago
- For contributions of Chisel IP to the chisel community.☆59Updated 3 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆118Updated last week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆37Updated 2 years ago
- ☆23Updated last month
- ☆87Updated last year
- ☆10Updated 5 months ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 3 months ago
- Generic Register Interface (contains various adapters)☆107Updated 4 months ago
- A SystemVerilog source file pickler.☆54Updated 4 months ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 4 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆23Updated last week