Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
☆38May 4, 2024Updated last year
Alternatives and similar repositories for culsans
Users that are interested in culsans are comparing it to the libraries listed below
Sorting:
- ☆21Mar 11, 2026Updated last week
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- ☆34Feb 17, 2026Updated last month
- ☆14Nov 9, 2023Updated 2 years ago
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 3 months ago
- ☆12Nov 20, 2025Updated 4 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆122Mar 6, 2026Updated 2 weeks ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Updated this week
- ☆26Dec 30, 2025Updated 2 months ago
- A Fast, Low-Overhead On-chip Network☆272Updated this week
- A guide on how to build and use a set of Bao guest configurations for various platforms☆51Mar 5, 2026Updated 2 weeks ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆116Sep 24, 2025Updated 5 months ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆21Updated this week
- 64-bit multicore Linux-capable RISC-V processor☆107Apr 28, 2025Updated 10 months ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated 11 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆62Updated this week
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- CROSSCON-Hypervisor, a Lightweight Hypervisor☆21Dec 19, 2025Updated 3 months ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆126Mar 6, 2026Updated 2 weeks ago
- MultiZone® Security TEE for Arm® Cortex®-M is the quick and safe way to add security and separation to any Cortex-M based device. MultiZo…☆14Aug 21, 2023Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- Group administration repository for Tech: IOPMP Task Group☆13Dec 19, 2024Updated last year
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 3 weeks ago
- RISC-V Core Local Interrupt Controller (CLINT)☆30Mar 10, 2026Updated last week
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated last month
- ☆14Feb 24, 2025Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Updated this week
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- ☆32Jan 21, 2026Updated 2 months ago
- This is the main repository of the ALFA framework project! Jump here to start developping with ALFA.☆18Jun 16, 2025Updated 9 months ago
- CHERI ISA Specification☆26Mar 13, 2026Updated last week
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- ☆133Aug 14, 2025Updated 7 months ago