pulp-platform / culsansLinks
Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
☆37Updated last year
Alternatives and similar repositories for culsans
Users that are interested in culsans are comparing it to the libraries listed below
Sorting:
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆101Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated last month
- AIA IP compliant with the RISC-V AIA spec☆44Updated 6 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- RISC-V Core Local Interrupt Controller (CLINT)☆28Updated 2 months ago
- Advanced Architecture Labs with CVA6☆66Updated last year
- ☆72Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- The multi-core cluster of a PULP system.☆106Updated last week
- Platform Level Interrupt Controller☆41Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆36Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- ☆107Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated this week
- RISC-V IOMMU Specification☆126Updated this week
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆57Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- Simple runtime for Pulp platforms☆48Updated last week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆43Updated 2 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Updated 9 months ago
- IOPMP IP☆19Updated last month
- ☆17Updated 3 weeks ago
- ☆97Updated last year