alexforencich / verilog-dspView external linksLinks
Verilog digital signal processing components
☆170Oct 30, 2022Updated 3 years ago
Alternatives and similar repositories for verilog-dsp
Users that are interested in verilog-dsp are comparing it to the libraries listed below
Sorting:
- Verilog UART☆534Feb 27, 2025Updated 11 months ago
- Verilog Content Addressable Memory Module☆115Mar 2, 2022Updated 3 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- Verilog I2C interface for FPGA implementation☆681Feb 27, 2025Updated 11 months ago
- Verilog AXI stream components for FPGA implementation☆859Feb 27, 2025Updated 11 months ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated 11 months ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- Verilog PCI express components☆1,533Apr 26, 2024Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆80Feb 5, 2026Updated last week
- Generic Register Interface (contains various adapters)☆135Nov 20, 2025Updated 2 months ago
- Various HDL (Verilog) IP Cores☆873Jul 1, 2021Updated 4 years ago
- Verilog wishbone components☆124Jan 5, 2024Updated 2 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 9 years ago
- Verilog AXI components for FPGA implementation☆1,960Feb 27, 2025Updated 11 months ago
- A collection of demonstration digital filters☆166Jan 18, 2024Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 5 months ago
- Extensible FPGA control platform☆61Apr 28, 2023Updated 2 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆560Oct 10, 2021Updated 4 years ago
- Verilog implementation of Mersenne Twister PRNG☆31Jun 20, 2018Updated 7 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆417Sep 16, 2025Updated 5 months ago
- Verilog Ethernet components for FPGA implementation☆2,850Feb 27, 2025Updated 11 months ago
- RTL Verilog library for various DSP modules☆94Feb 17, 2022Updated 3 years ago
- Common SystemVerilog components☆708Feb 6, 2026Updated last week
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆224Sep 14, 2023Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆39Mar 24, 2023Updated 2 years ago
- AXI interface modules for Cocotb☆311Sep 30, 2025Updated 4 months ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Sep 26, 2024Updated last year
- Testbenches for HDL projects☆22Updated this week
- FIR implemention with Verilog☆50May 18, 2019Updated 6 years ago
- ☆21Jul 28, 2016Updated 9 years ago
- synthesiseable ieee 754 floating point library in verilog☆717Mar 13, 2023Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆148Feb 3, 2026Updated last week
- Verilog Configurable Cache☆192Jan 28, 2026Updated 2 weeks ago
- A simple, basic, formally verified UART controller☆324Jan 29, 2024Updated 2 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆295Sep 14, 2023Updated 2 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆223Jan 11, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Feb 5, 2026Updated last week
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago