alexforencich / verilog-dspLinks
Verilog digital signal processing components
☆139Updated 2 years ago
Alternatives and similar repositories for verilog-dsp
Users that are interested in verilog-dsp are comparing it to the libraries listed below
Sorting:
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆162Updated 3 years ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆168Updated last week
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆236Updated this week
- AXI interface modules for Cocotb☆262Updated last year
- UART -> AXI Bridge☆61Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Verilog UART☆165Updated 12 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Basic RISC-V Test SoC☆128Updated 6 years ago
- Control and status register code generator toolchain☆137Updated last week
- ☆159Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Fixed Point Math Library for Verilog☆131Updated 10 years ago
- Opensource DDR3 Controller☆333Updated last week
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- ☆93Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- AHB3-Lite Interconnect☆89Updated last year