Verilog digital signal processing components
☆193Oct 30, 2022Updated 3 years ago
Alternatives and similar repositories for verilog-dsp
Users that are interested in verilog-dsp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Verilog UART☆585Feb 27, 2025Updated last year
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- Verilog AXI stream components for FPGA implementation☆918Feb 27, 2025Updated last year
- Verilog I2C interface for FPGA implementation☆729Feb 27, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Fully parametrizable combinatorial parallel LFSR/CRC module☆164Feb 27, 2025Updated last year
- Verilog wishbone components☆135Jan 5, 2024Updated 2 years ago
- RTL Verilog library for various DSP modules☆102Feb 17, 2022Updated 4 years ago
- Verilog PCI express components☆1,663Apr 26, 2024Updated 2 years ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 3 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- Verilog AXI components for FPGA implementation☆2,145Feb 27, 2025Updated last year
- A collection of demonstration digital filters☆178Jan 18, 2024Updated 2 years ago
- Verilog implementation of Mersenne Twister PRNG☆32Jun 20, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated last month
- Various HDL (Verilog) IP Cores☆933Jul 1, 2021Updated 5 years ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆71Aug 21, 2025Updated last year
- Verilog Ethernet components for FPGA implementation☆3,106Feb 27, 2025Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆101Aug 20, 2026Updated last month
- FPGA board-level debugging and reverse-engineering tool☆46Mar 24, 2023Updated 3 years ago
- FIR implemention with Verilog☆51May 18, 2019Updated 7 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆241Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆483Sep 3, 2026Updated 3 weeks ago
- AXI interface modules for Cocotb☆362Aug 24, 2026Updated last month
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆15Nov 13, 2024Updated last year
- Scripts for Digital Design flow control.☆18Oct 30, 2025Updated 10 months ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆239Sep 14, 2023Updated 3 years ago
- Provides a USBTMC driver for controlling instruments over USB☆23Oct 31, 2017Updated 8 years ago
- Python HPGL parsing library☆22Nov 25, 2020Updated 5 years ago
- Common SystemVerilog components☆804Sep 18, 2026Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆636Oct 10, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Single Cycle CPU using the RV32I Base Instruction set☆24Nov 5, 2025Updated 10 months ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 11 years ago
- A simple, basic, formally verified UART controller☆351Jan 29, 2024Updated 2 years ago
- Verilog Configurable Cache☆197Updated this week
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- synthesiseable ieee 754 floating point library in verilog☆758Mar 13, 2023Updated 3 years ago
- ☆22Jul 28, 2016Updated 10 years ago