Verilog digital signal processing components
☆172Oct 30, 2022Updated 3 years ago
Alternatives and similar repositories for verilog-dsp
Users that are interested in verilog-dsp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog UART☆547Feb 27, 2025Updated last year
- Verilog Content Addressable Memory Module☆117Mar 2, 2022Updated 4 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- Verilog AXI stream components for FPGA implementation☆881Feb 27, 2025Updated last year
- Verilog I2C interface for FPGA implementation☆694Feb 27, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- Verilog wishbone components☆126Jan 5, 2024Updated 2 years ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- Verilog PCI express components☆1,574Apr 26, 2024Updated last year
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- Verilog AXI components for FPGA implementation☆2,018Feb 27, 2025Updated last year
- A collection of demonstration digital filters☆170Jan 18, 2024Updated 2 years ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- Various HDL (Verilog) IP Cores☆889Jul 1, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Extensible FPGA control platform☆62Apr 28, 2023Updated 2 years ago
- RTL Verilog library for various DSP modules☆95Feb 17, 2022Updated 4 years ago
- Verilog implementation of Mersenne Twister PRNG☆31Jun 20, 2018Updated 7 years ago
- Verilog Ethernet components for FPGA implementation☆2,917Feb 27, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 7 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆85Feb 5, 2026Updated 2 months ago
- FPGA board-level debugging and reverse-engineering tool☆39Mar 24, 2023Updated 3 years ago
- FIR implemention with Verilog☆50May 18, 2019Updated 6 years ago
- AXI interface modules for Cocotb☆327Mar 13, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆14Nov 13, 2024Updated last year
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆442Feb 13, 2026Updated 2 months ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆230Sep 14, 2023Updated 2 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆315Sep 14, 2023Updated 2 years ago
- Common SystemVerilog components☆736Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆586Oct 10, 2021Updated 4 years ago
- Python HPGL parsing library☆21Nov 25, 2020Updated 5 years ago
- A simple, basic, formally verified UART controller☆330Jan 29, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆716Apr 7, 2026Updated last week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆143Oct 2, 2025Updated 6 months ago
- Provides a USBTMC driver for controlling instruments over USB☆23Oct 31, 2017Updated 8 years ago
- synthesiseable ieee 754 floating point library in verilog☆732Mar 13, 2023Updated 3 years ago
- ☆21Jul 28, 2016Updated 9 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago