pulp-platform / hwpe-stream
IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system
☆19Updated 2 weeks ago
Alternatives and similar repositories for hwpe-stream:
Users that are interested in hwpe-stream are comparing it to the libraries listed below
- ☆26Updated 5 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆18Updated 11 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆17Updated last year
- ☆31Updated 5 years ago
- Andes Vector Extension support added to riscv-dv☆15Updated 4 years ago
- ☆25Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆31Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆55Updated last month
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- SRAM☆22Updated 4 years ago
- ☆19Updated 10 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated 11 months ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆19Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- ☆26Updated 2 weeks ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- ☆27Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆30Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆62Updated 5 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆8Updated last year
- HLS for Networks-on-Chip☆34Updated 4 years ago
- SoC Based on ARM Cortex-M3☆30Updated 3 weeks ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- CNN accelerator☆28Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago