pulp-platform / hwpe-streamLinks
IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system
☆20Updated last month
Alternatives and similar repositories for hwpe-stream
Users that are interested in hwpe-stream are comparing it to the libraries listed below
Sorting:
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆12Updated last month
- An example Hardware Processing Engine☆11Updated 2 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- HLS for Networks-on-Chip☆36Updated 4 years ago
- ☆10Updated 5 years ago
- ☆29Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- ☆29Updated last week
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated 3 months ago
- SoC Based on ARM Cortex-M3☆33Updated 4 months ago
- ☆27Updated 5 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- General Purpose AXI Direct Memory Access☆59Updated last year
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆16Updated 2 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- Contains commonly used UVM components (agents, environments and tests).☆30Updated 7 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- ☆14Updated last year
- ☆36Updated 6 years ago
- DUTH RISC-V Microprocessor☆21Updated 10 months ago
- SRAM☆22Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago