IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system
☆21Jan 17, 2026Updated 3 months ago
Alternatives and similar repositories for hwpe-stream
Users that are interested in hwpe-stream are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- ☆16Jul 1, 2024Updated last year
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- Common SystemVerilog components☆738Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆19Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆15Nov 12, 2025Updated 5 months ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 5 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- ☆10Feb 27, 2020Updated 6 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- ☆13Jul 2, 2016Updated 9 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆86Feb 5, 2026Updated 2 months ago
- ☆15Dec 2, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆67May 14, 2022Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- ☆14Feb 24, 2025Updated last year
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆475Apr 16, 2026Updated 2 weeks ago
- Synthesisable SIMT-style RISC-V GPGPU☆53Mar 30, 2026Updated last month
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Apr 23, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆27Jun 12, 2022Updated 3 years ago
- A home for Genesis2 sources.☆47Mar 13, 2026Updated last month
- The official NaplesPU hardware code repository☆24Jul 27, 2019Updated 6 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆27Apr 22, 2026Updated last week
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆24Jul 12, 2023Updated 2 years ago
- An Energy-Efficient Spiking Neural Network for Finger Velocity Decoding for Implantable Brain-Machine Interface☆12Apr 12, 2022Updated 4 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Jan 10, 2020Updated 6 years ago
- FastFeedForward Networks☆20Dec 8, 2023Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆19Sep 2, 2023Updated 2 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- ☆124Apr 20, 2026Updated last week
- Interface Protocol in Verilog☆51Aug 2, 2019Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- ☆13Jan 14, 2021Updated 5 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 6 months ago