pulp-platform / hwpe-stream
IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system
☆18Updated last month
Related projects ⓘ
Alternatives and complementary repositories for hwpe-stream
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆17Updated 11 years ago
- Ratatoskr NoC Simulator☆20Updated 3 years ago
- ☆22Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆47Updated 4 months ago
- HLS for Networks-on-Chip☆30Updated 3 years ago
- The memory model was leveraged from micron.☆19Updated 6 years ago
- General Purpose AXI Direct Memory Access☆44Updated 5 months ago
- SoC Based on ARM Cortex-M3☆25Updated 5 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- ☆26Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆12Updated 8 months ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- ☆25Updated 4 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆44Updated 3 years ago
- Contains commonly used UVM components (agents, environments and tests).☆26Updated 6 years ago
- A verilog implementation for Network-on-Chip☆66Updated 6 years ago
- The Verilog source code for DRUM approximate multiplier.☆27Updated last year
- SRAM☆20Updated 4 years ago
- ☆37Updated 5 years ago
- ☆24Updated 8 months ago
- Public release☆46Updated 5 years ago
- eyeriss-chisel3☆38Updated 2 years ago