esa-tu-darmstadt / SCAIE-V
An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:
☆12Updated 8 months ago
Related projects ⓘ
Alternatives and complementary repositories for SCAIE-V
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- ☆37Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆54Updated 10 months ago
- ☆31Updated last month
- HLS for Networks-on-Chip☆30Updated 3 years ago
- sram/rram/mram.. compiler☆28Updated last year
- Basic floating-point components for RISC-V processors☆62Updated 4 years ago
- Original test vector of RISC-V Vector Extension☆11Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated this week
- DUTH RISC-V Superscalar Microprocessor☆28Updated 2 weeks ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- A configurable SRAM generator☆40Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆50Updated this week
- Pure digital components of a UCIe controller☆47Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆90Updated this week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆19Updated 3 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- eyeriss-chisel3☆38Updated 2 years ago
- ☆10Updated 4 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆58Updated last week
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆27Updated 6 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆47Updated 4 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆94Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 10 months ago