esa-tu-darmstadt / SCAIE-VView external linksLinks
An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:
☆17Feb 29, 2024Updated last year
Alternatives and similar repositories for SCAIE-V
Users that are interested in SCAIE-V are comparing it to the libraries listed below
Sorting:
- Scalable Interface for RISC-V ISA Extensions☆23Updated this week
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆10Feb 11, 2020Updated 6 years ago
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 6 months ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Feb 2, 2026Updated 2 weeks ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Mar 20, 2025Updated 10 months ago
- An open-source implementation of the VADL processor description language.☆43Updated this week
- A mini-app to represent the multipole resonance representation lookup cross section algorithm.☆23Nov 4, 2023Updated 2 years ago
- Collection of kernel accelerators optimised for LLM execution☆26Nov 19, 2025Updated 2 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Feb 6, 2020Updated 6 years ago
- Xtext project to parse CoreDSL files☆24Oct 17, 2025Updated 4 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Nov 29, 2024Updated last year
- ☆24Jun 3, 2024Updated last year
- ☆38Jul 9, 2024Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆37May 17, 2024Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆201Updated this week
- A Risc-V SoC for Tiny Tapeout☆48Dec 2, 2025Updated 2 months ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Jan 11, 2022Updated 4 years ago
- RISC-V Zve32x Vector Coprocessor☆206Jan 22, 2026Updated 3 weeks ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Sep 21, 2021Updated 4 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆460May 15, 2025Updated 9 months ago
- ☆11May 9, 2022Updated 3 years ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 10 months ago
- CQU Dual Issue Machine☆38Jun 23, 2024Updated last year
- ☆50Dec 17, 2025Updated 2 months ago
- ☆12Feb 15, 2024Updated 2 years ago
- Module for LST retrieval from Landsat-8/TIRS imagery based on practical split-window algorithm + covariance-variance ratio (SWCVR) method☆11May 27, 2025Updated 8 months ago
- A simple implementation about LEGv8 instruction set using Verilog HDL.☆11May 8, 2022Updated 3 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆11Mar 22, 2024Updated last year
- Yet another Linux distro for RISC-V.☆13Dec 25, 2025Updated last month
- Custom 6502 Video Game Console☆12Nov 10, 2025Updated 3 months ago
- ☆11Aug 23, 2023Updated 2 years ago
- Nix flake for more up-to-date versions of EDA tools☆17Updated this week
- Codebase to simulate production code with NS3 using Docker Containers☆10Oct 10, 2019Updated 6 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 4 months ago
- Transparent serialization of python plain-old-data classes☆12Aug 31, 2022Updated 3 years ago
- iThome 2021 (13屆) 鐵人賽【arm platforms組】 ─ 爭什麼，把AI和MCU摻在一起做tinyML就對了！☆10Oct 22, 2021Updated 4 years ago
- Automatically exported from code.google.com/p/jbaci☆12Nov 17, 2024Updated last year
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆45Sep 1, 2025Updated 5 months ago