esa-tu-darmstadt / SCAIE-V
An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:
☆16Updated last year
Alternatives and similar repositories for SCAIE-V:
Users that are interested in SCAIE-V are comparing it to the libraries listed below
- ☆14Updated 3 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆26Updated last week
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆53Updated 3 years ago
- ☆30Updated last month
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆34Updated 2 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- ☆59Updated last week
- ☆27Updated 3 weeks ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆40Updated 7 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆34Updated 4 months ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated this week
- RISC-V Matrix Specification☆22Updated 5 months ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Advanced Architecture Labs with CVA6☆59Updated last year
- ☆46Updated 6 years ago
- ☆40Updated 3 months ago
- ☆33Updated last month
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 5 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆41Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 5 years ago
- Original test vector of RISC-V Vector Extension☆11Updated 4 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆71Updated 2 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago