esa-tu-darmstadt / SCAIE-VLinks
An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:
☆17Updated last year
Alternatives and similar repositories for SCAIE-V
Users that are interested in SCAIE-V are comparing it to the libraries listed below
Sorting:
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- ☆90Updated last month
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last month
- ☆42Updated 10 months ago
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- ☆23Updated this week
- A Heterogeneous GPU Platform for Chipyard SoC☆42Updated this week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- ☆17Updated 3 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated last week
- RISC-V Matrix Specification☆23Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- ☆62Updated this week
- The official NaplesPU hardware code repository☆21Updated 6 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated 3 weeks ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆72Updated 6 months ago
- ☆52Updated last year
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year