esa-tu-darmstadt / SCAIE-VLinks
An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:
☆16Updated last year
Alternatives and similar repositories for SCAIE-V
Users that are interested in SCAIE-V are comparing it to the libraries listed below
Sorting:
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆59Updated 3 years ago
- ☆88Updated last week
- ☆20Updated 3 weeks ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆30Updated 3 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated last month
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆44Updated 11 months ago
- ☆40Updated 8 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- RISC-V Matrix Specification☆23Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆68Updated last week
- A Heterogeneous GPU Platform for Chipyard SoC☆40Updated this week
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- matrix-coprocessor for RISC-V☆25Updated 7 months ago
- ☆57Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 9 months ago
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆21Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆43Updated 5 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆21Updated 6 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- ☆57Updated 7 months ago
- HLS for Networks-on-Chip☆37Updated 4 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Updated last week
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- Project repo for the POSH on-chip network generator☆52Updated 8 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated last year