esa-tu-darmstadt / SCAIE-V
An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:
☆14Updated 11 months ago
Alternatives and similar repositories for SCAIE-V:
Users that are interested in SCAIE-V are comparing it to the libraries listed below
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆22Updated 6 months ago
- DUTH RISC-V Superscalar Microprocessor☆29Updated 3 months ago
- sram/rram/mram.. compiler☆30Updated last year
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- ☆12Updated 2 years ago
- Original test vector of RISC-V Vector Extension☆11Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆27Updated this week
- ☆40Updated 5 years ago
- HLS for Networks-on-Chip☆33Updated 3 years ago
- ☆32Updated last week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆34Updated 2 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Advanced Architecture Labs with CVA6☆54Updated last year
- For contributions of Chisel IP to the chisel community.☆59Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆42Updated 3 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆28Updated 4 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆15Updated last week
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆37Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆60Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆58Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆22Updated 3 months ago
- ☆24Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Ratatoskr NoC Simulator☆23Updated 3 years ago
- ☆41Updated last week