An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:
☆17Feb 29, 2024Updated 2 years ago
Alternatives and similar repositories for SCAIE-V
Users that are interested in SCAIE-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Scalable Interface for RISC-V ISA Extensions☆26Updated this week
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 3 months ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- ☆33Jan 7, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆23Mar 20, 2025Updated last year
- An open-source implementation of the VADL processor description language.☆54Updated this week
- A Risc-V SoC for Tiny Tapeout☆55Jul 12, 2026Updated last month
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 4 months ago
- LLM Agent for Hardware Description Language☆23Jun 7, 2025Updated last year
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆20Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆10Feb 27, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Aug 11, 2026Updated last week
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 4 months ago
- ☆21May 8, 2025Updated last year
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆13Nov 5, 2019Updated 6 years ago
- PDK for 2nm Technology Node☆29Jul 18, 2026Updated last month
- Collection of kernel accelerators optimised for LLM execution☆34Feb 26, 2026Updated 5 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆494May 8, 2026Updated 3 months ago
- GEMM and GEMM-Ops accelerator for PULP systems☆115Aug 5, 2026Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 9 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Module for LST retrieval from Landsat-8/TIRS imagery based on practical split-window algorithm + covariance-variance ratio (SWCVR) method☆11May 27, 2025Updated last year
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 3 years ago
- Xtext project to parse CoreDSL files☆23Jul 22, 2026Updated 3 weeks ago
- CMake based hardware build system☆44Updated this week
- ☆48Jun 27, 2024Updated 2 years ago
- ☆10Jul 18, 2024Updated 2 years ago
- DNN Compiler for Heterogeneous SoCs☆74Aug 4, 2026Updated 2 weeks ago
- Administrative repository for the Integrated Matrix Extension Task Group☆37Jul 27, 2026Updated 3 weeks ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆19Dec 4, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆49Sep 1, 2025Updated 11 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆22Nov 17, 2024Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆42May 17, 2024Updated 2 years ago
- ☆45Jun 30, 2024Updated 2 years ago
- small and independent checkpoint☆12Nov 4, 2023Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆58Aug 8, 2026Updated last week
- Top-level repository of ACT Ecosystem☆28Jun 8, 2026Updated 2 months ago