esa-tu-darmstadt / SCAIE-V
An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:
☆14Updated last year
Alternatives and similar repositories for SCAIE-V:
Users that are interested in SCAIE-V are comparing it to the libraries listed below
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- ☆53Updated this week
- ☆25Updated this week
- For contributions of Chisel IP to the chisel community.☆60Updated 4 months ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- ☆12Updated 2 months ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆32Updated last week
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆31Updated 2 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 2 months ago
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆21Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- sram/rram/mram.. compiler☆32Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- ☆12Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆32Updated last month
- ☆42Updated 6 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆36Updated 6 months ago
- ☆26Updated 5 years ago
- Advanced Architecture Labs with CVA6☆56Updated last year
- Chisel Cheatsheet☆33Updated last year
- ☆53Updated 4 years ago
- ☆29Updated this week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago