esa-tu-darmstadt / SCAIE-VLinks
An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:
☆16Updated last year
Alternatives and similar repositories for SCAIE-V
Users that are interested in SCAIE-V are comparing it to the libraries listed below
Sorting:
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆76Updated last week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- ☆35Updated 6 months ago
- ☆16Updated 3 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated this week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆43Updated 9 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- ☆18Updated 2 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 3 years ago
- RISC-V Matrix Specification☆22Updated 10 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆39Updated 3 months ago
- ☆54Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆58Updated last year
- ☆49Updated 5 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated 10 months ago
- matrix-coprocessor for RISC-V☆19Updated 5 months ago
- ☆34Updated 4 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆51Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last month
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆25Updated 3 months ago