An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:
☆17Feb 29, 2024Updated 2 years ago
Alternatives and similar repositories for SCAIE-V
Users that are interested in SCAIE-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated 2 months ago
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 5 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆24Updated this week
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- TAIDL: Tensor Accelerator ISA Definition Language☆25Updated this week
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- A Risc-V SoC for Tiny Tapeout☆61Updated this week
- Xtext project to parse CoreDSL files☆24Jul 22, 2026Updated 3 months ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆23Mar 20, 2025Updated last year
- Behavioural design of UART with a FIFO buffer in verilog☆13Aug 25, 2021Updated 5 years ago
- Verilog design for hardware ray-caster game☆11Aug 14, 2023Updated 3 years ago
- CMake based hardware build system☆48Aug 31, 2026Updated 2 months ago
- LLM Agent for Hardware Description Language☆24Jun 7, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An open-source implementation of the VADL processor description language.☆57Updated this week
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- ☆26Jun 3, 2024Updated 2 years ago
- Waveform Generator☆12Jul 18, 2022Updated 4 years ago
- CXLMemUring: A Hardware Software Co-design Paradigm for Asynchronous and Flexible Parallel CXL Memory Pool Access☆13Sep 13, 2026Updated last month
- Virtual Prototype for identifying Application Specific Hardware Optimization candidates☆12Oct 27, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆10Feb 27, 2023Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GNU toolchain for AndesCore☆32Jun 9, 2026Updated 4 months ago
- Repository to hold fabscalar project and simulations☆13Mar 17, 2015Updated 11 years ago
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆13Nov 5, 2019Updated 7 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆42Sep 21, 2021Updated 5 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆503May 8, 2026Updated 5 months ago
- Collection of kernel accelerators optimised for LLM execution☆35Feb 26, 2026Updated 8 months ago
- ☆22May 8, 2025Updated last year
- Additional resources for simulation and testing of OpenROM that are not included in the OpenRAM repo.☆12May 14, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Convolutional Neural Networks Coprocessor☆12Dec 8, 2022Updated 3 years ago
- ☆20May 1, 2023Updated 3 years ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Updated this week
- ☆10Jul 18, 2024Updated 2 years ago
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 4 years ago
- Post Quantum Cryptography☆16Updated this week
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆42May 17, 2024Updated 2 years ago