esa-tu-darmstadt / SCAIE-V
An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:
☆14Updated 10 months ago
Alternatives and similar repositories for SCAIE-V:
Users that are interested in SCAIE-V are comparing it to the libraries listed below
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆49Updated 3 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- sram/rram/mram.. compiler☆30Updated last year
- ☆40Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆26Updated 3 months ago
- HLS for Networks-on-Chip☆32Updated 3 years ago
- ☆29Updated last month
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆20Updated 5 months ago
- For contributions of Chisel IP to the chisel community.☆57Updated 2 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆31Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆29Updated 2 months ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆25Updated 2 weeks ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 months ago
- ☆24Updated 5 years ago
- Advanced Architecture Labs with CVA6☆54Updated last year
- ☆12Updated 2 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- Ratatoskr NoC Simulator☆22Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆25Updated this week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 6 months ago
- Original test vector of RISC-V Vector Extension☆11Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆33Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆57Updated last year
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- ☆32Updated 3 months ago
- A configurable SRAM generator☆42Updated last week