esa-tu-darmstadt / SCAIE-VLinks
An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:
☆16Updated last year
Alternatives and similar repositories for SCAIE-V
Users that are interested in SCAIE-V are comparing it to the libraries listed below
Sorting:
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated this week
- ☆15Updated 2 weeks ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆65Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated last week
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆16Updated 7 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆33Updated last week
- ☆30Updated 2 months ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Original test vector of RISC-V Vector Extension☆12Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆62Updated 7 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 4 years ago
- Run Rocket Chip on VCU128☆30Updated 6 months ago
- Chisel Cheatsheet☆33Updated 2 years ago
- ☆33Updated 3 months ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- ☆27Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- DASS HLS Compiler☆29Updated last year
- ☆15Updated 2 years ago
- ☆41Updated 5 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- ☆15Updated 9 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 5 months ago