An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:
☆17Feb 29, 2024Updated 2 years ago
Alternatives and similar repositories for SCAIE-V
Users that are interested in SCAIE-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated last month
- TAIDL: Tensor Accelerator ISA Definition Language☆20Apr 28, 2026Updated 4 months ago
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- ☆33Jan 7, 2025Updated last year
- An open-source implementation of the VADL processor description language.☆57Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Risc-V SoC for Tiny Tapeout☆60Jul 12, 2026Updated 2 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 5 months ago
- LLM Agent for Hardware Description Language☆24Jun 7, 2025Updated last year
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆21Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆10Feb 27, 2023Updated 3 years ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆26Sep 7, 2026Updated 2 weeks ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- ☆21May 8, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆13Nov 5, 2019Updated 6 years ago
- Collection of kernel accelerators optimised for LLM execution☆35Feb 26, 2026Updated 7 months ago
- GEMM and GEMM-Ops accelerator for PULP systems☆122Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆498May 8, 2026Updated 4 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆66Nov 14, 2025Updated 10 months ago
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 4 years ago
- Xtext project to parse CoreDSL files☆24Jul 22, 2026Updated 2 months ago
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 4 months ago
- CMake based hardware build system☆45Aug 31, 2026Updated 3 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆49Jun 27, 2024Updated 2 years ago
- DNN Compiler for Heterogeneous SoCs☆76Aug 20, 2026Updated last month
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated 2 months ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆19Dec 4, 2020Updated 5 years ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆48Sep 1, 2025Updated last year
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆23Nov 17, 2024Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆42May 17, 2024Updated 2 years ago
- ☆45Jun 30, 2024Updated 2 years ago
- small and independent checkpoint☆12Nov 4, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Top-level repository of ACT Ecosystem☆28Jun 8, 2026Updated 3 months ago
- A library of VHDL components for Neural Networks☆22Sep 23, 2021Updated 5 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated last year
- ☆14Jul 26, 2021Updated 5 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆14Jul 16, 2024Updated 2 years ago