pulp-platform / pulp-builder
☆10Updated 4 years ago
Related projects: ⓘ
- ☆19Updated 4 years ago
- ☆23Updated 5 years ago
- General Purpose AXI Direct Memory Access☆44Updated 4 months ago
- SoC Based on ARM Cortex-M3☆24Updated 4 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆15Updated 4 months ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆40Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated this week
- Connecting SystemC with SystemVerilog☆35Updated 12 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆53Updated 3 years ago
- Platform Level Interrupt Controller☆34Updated 4 months ago
- ☆14Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆27Updated 5 years ago
- CORE-V MCU UVM Environment and Test Bench☆16Updated 2 months ago
- AHB DMA 32 / 64 bits☆48Updated 10 years ago
- Implementation of the PCIe physical layer☆28Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆40Updated 4 months ago
- Repository gathering basic modules for CDC purpose☆49Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆15Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 6 years ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆26Updated last year
- DUTH RISC-V Microprocessor☆18Updated 3 years ago
- ☆16Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆20Updated 4 years ago
- This is the repository for the IEEE version of the book☆47Updated 3 years ago
- RISCV model for Verilator/FPGA targets☆44Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆18Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆29Updated last year