pulp-platform / pulp-builderLinks
☆10Updated 5 years ago
Alternatives and similar repositories for pulp-builder
Users that are interested in pulp-builder are comparing it to the libraries listed below
Sorting:
- ☆23Updated 3 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆14Updated last week
- ☆21Updated 5 years ago
- Development of a Network on Chip Simulation using SystemC.☆33Updated 7 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last week
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 months ago
- ☆29Updated 4 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- ☆12Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- ☆16Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆22Updated last year
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Network on Chip for MPSoC☆26Updated last month
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Simple single-port AXI memory interface☆41Updated last year
- ☆13Updated 3 weeks ago
- ☆87Updated 3 months ago