☆10Feb 27, 2020Updated 6 years ago
Alternatives and similar repositories for pulp-builder
Users that are interested in pulp-builder are comparing it to the libraries listed below
Sorting:
- ☆13Jan 14, 2021Updated 5 years ago
- ☆23Mar 15, 2025Updated 11 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated last month
- ☆17Dec 19, 2025Updated 2 months ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆26Sep 9, 2025Updated 5 months ago
- ☆102Aug 19, 2025Updated 6 months ago
- ☆123Nov 12, 2025Updated 3 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆461May 15, 2025Updated 9 months ago
- ☆11Mar 14, 2023Updated 2 years ago
- FAST-9 Accelerator for Corner Detection☆38Jan 1, 2021Updated 5 years ago
- LLVM 2.9 branch with TI C64x backend.☆11Oct 17, 2019Updated 6 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- ☆14Jan 22, 2026Updated last month
- A tool to do read/write test for embedded devices.☆11May 7, 2020Updated 5 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- Includes the SVD-based approximation algorithms for compressing deep learning models and the FPGA accelerators exploiting such approximat…☆16Mar 3, 2023Updated 2 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated 3 weeks ago
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 6 years ago
- ☆13May 5, 2023Updated 2 years ago
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Sep 25, 2020Updated 5 years ago
- Recipe for FPGA cooking☆11Mar 15, 2019Updated 6 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- ☆11Apr 22, 2025Updated 10 months ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- ☆11Oct 2, 2023Updated 2 years ago
- This repository contains the python scripts developed as a part of the work presented in the paper "Low-latency auditory spatial attentio…☆10Sep 15, 2021Updated 4 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- Verilog SDR SDRAM controller for FPGA Xilinx and Lattice☆17Jan 3, 2021Updated 5 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 10 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆14Feb 22, 2019Updated 7 years ago