fpgasystems / erbium
Business Rule Engine Hardware Accelerator
☆13Updated 4 years ago
Alternatives and similar repositories for erbium:
Users that are interested in erbium are comparing it to the libraries listed below
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- ☆41Updated 5 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆20Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆14Updated last month
- ☆22Updated 8 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 6 months ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- APB UVC ported to Verilator☆11Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 5 years ago
- Common SystemVerilog RTL modules for RgGen☆12Updated last month
- SystemVerilog Logger☆17Updated 2 years ago
- Cross EDA Abstraction and Automation☆36Updated last month
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- Open Source PHY v2☆26Updated 10 months ago
- CNN accelerator☆28Updated 7 years ago
- Integration test for entire CGRA flow☆12Updated 5 years ago
- SRAM☆8Updated 4 years ago
- A configurable general purpose graphics processing unit for☆11Updated 5 years ago
- Theia: ray graphic processing unit☆20Updated 10 years ago
- ☆23Updated 3 weeks ago