fpgasystems / erbiumLinks
Business Rule Engine Hardware Accelerator
☆14Updated 5 years ago
Alternatives and similar repositories for erbium
Users that are interested in erbium are comparing it to the libraries listed below
Sorting:
- Centaur, a framework for hybrid CPU-FPGA databases☆28Updated 8 years ago
- ☆44Updated 6 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- hardware library for hwt (= ipcore repo)☆43Updated last month
- An Open Source Link Protocol and Controller☆28Updated 4 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 7 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- Integration test for entire CGRA flow☆12Updated 6 years ago
- LibreSilicon's Standard Cell Library Generator☆22Updated 3 months ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆56Updated 3 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- ☆21Updated 9 years ago
- A configurable general purpose graphics processing unit for☆12Updated 6 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Updated 3 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated 2 weeks ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- Open Source PHY v2☆33Updated last year
- Cross EDA Abstraction and Automation☆41Updated 2 months ago
- A library and command-line tool for querying a Verilog netlist.☆29Updated 3 years ago
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Updated 2 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆15Updated 8 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆23Updated 3 years ago