Verilog hardware abstraction library
☆53May 12, 2026Updated last week
Alternatives and similar repositories for lambdalib
Users that are interested in lambdalib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Library of open source PDKs☆77Apr 13, 2026Updated last month
- SiliconCompiler Design Gallery☆64Updated this week
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆36Apr 9, 2026Updated last month
- ☆20Oct 28, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Universal Memory Interface (UMI)☆159May 13, 2026Updated last week
- Python library for operations with VCD and other digital wave files☆55Updated this week
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Photonic Integrated ELectronics. Microservices to codesign photonics, electronics, quantum, and more.☆62Jul 1, 2025Updated 10 months ago
- Circuit Automatic Characterization Engine☆55Feb 7, 2025Updated last year
- Interchange formats for chip design.☆39Feb 15, 2026Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆89Feb 5, 2026Updated 3 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- ☆13Apr 29, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆21Apr 15, 2026Updated last month
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- Parsing and generating popular formats of circuit netlist☆42Dec 10, 2022Updated 3 years ago
- ☆15May 6, 2026Updated 2 weeks ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated last week
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated 2 years ago
- ☆13Jul 3, 2020Updated 5 years ago
- Modular hardware build system☆1,158Updated this week
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Open Source PHY v2☆34Apr 25, 2024Updated 2 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- ☆16Jan 8, 2022Updated 4 years ago
- ☆105May 15, 2026Updated last week
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 5 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- ☆39Apr 10, 2023Updated 3 years ago
- ☆31Apr 1, 2017Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SPICE netlist visualizer☆92Apr 23, 2026Updated last month
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated 2 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- tools regarding on analog modeling, validation, and generation☆23Apr 11, 2023Updated 3 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆132Jul 11, 2025Updated 10 months ago