Verilog hardware abstraction library
☆54Jun 26, 2026Updated last week
Alternatives and similar repositories for lambdalib
Users that are interested in lambdalib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Library of open source PDKs☆106Updated this week
- SiliconCompiler Design Gallery☆74Updated this week
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆37Apr 9, 2026Updated 2 months ago
- ☆21Oct 28, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Universal Memory Interface (UMI)☆160Jun 26, 2026Updated last week
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated last month
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Photonic Integrated ELectronics. Microservices to codesign photonics, electronics, quantum, and more.☆64Jul 1, 2025Updated last year
- Circuit Automatic Characterization Engine☆55Feb 7, 2025Updated last year
- Interchange formats for chip design.☆39Feb 15, 2026Updated 4 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆92Jun 25, 2026Updated last week
- ☆13Jun 21, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆21Jun 26, 2026Updated last week
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- Parsing and generating popular formats of circuit netlist☆42Dec 10, 2022Updated 3 years ago
- ☆16May 6, 2026Updated last month
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated last month
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated 2 years ago
- ☆13Jul 3, 2020Updated 6 years ago
- Modular hardware build system☆1,172Updated this week
- An example model of a Network Processing Unit using the PFPSim framework.☆14Aug 23, 2016Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Open Source PHY v2☆36Apr 25, 2024Updated 2 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- ☆16Jan 8, 2022Updated 4 years ago
- ☆109Jun 26, 2026Updated last week
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 5 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- ☆39Apr 10, 2023Updated 3 years ago
- SPICE netlist visualizer☆92Jun 18, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆31Apr 1, 2017Updated 9 years ago
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated 2 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- tools regarding on analog modeling, validation, and generation☆24Apr 11, 2023Updated 3 years ago
- USB capture IP☆26Jun 6, 2020Updated 6 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆133Jul 11, 2025Updated 11 months ago