siliconcompiler / lambdalibLinks
Hardware abstraction library
☆44Updated this week
Alternatives and similar repositories for lambdalib
Users that are interested in lambdalib are comparing it to the libraries listed below
Sorting:
- Library of open source Process Design Kits (PDKs)☆65Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- An automatic clock gating utility☆52Updated 9 months ago
- Open source process design kit for 28nm open process☆72Updated last year
- CMake based hardware build system☆35Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆56Updated last week
- ☆33Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆19Updated 2 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆50Updated last year
- A configurable SRAM generator☆57Updated 5 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆166Updated last month
- RISC-V Nox core☆71Updated 6 months ago
- ☆38Updated 3 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- sram/rram/mram.. compiler☆45Updated 2 years ago
- ☆58Updated 10 months ago
- BAG framework☆41Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- ☆56Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆55Updated 3 years ago
- SiliconCompiler Design Gallery☆58Updated this week
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- Raptor end-to-end FPGA Compiler and GUI☆94Updated last year
- ☆14Updated 10 months ago
- SystemVerilog FSM generator☆33Updated last year
- A SystemVerilog source file pickler.☆60Updated last year
- Python Tool for UVM Testbench Generation☆55Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆80Updated 2 months ago