siliconcompiler / lambdalibLinks
Verilog hardware abstraction library
☆45Updated last week
Alternatives and similar repositories for lambdalib
Users that are interested in lambdalib are comparing it to the libraries listed below
Sorting:
- Library of open source PDKs☆65Updated last week
- SiliconCompiler Design Gallery☆59Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆56Updated last week
- ☆33Updated last year
- RISC-V Nox core☆71Updated 6 months ago
- A configurable SRAM generator☆58Updated 5 months ago
- SystemVerilog Linter based on pyslang☆31Updated 9 months ago
- ☆58Updated 10 months ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆19Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- Open source process design kit for 28nm open process☆72Updated last year
- An automatic clock gating utility☆52Updated 9 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Updated 10 months ago
- An open source PDK using TIGFET 10nm devices.☆56Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- CMake based hardware build system☆35Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆80Updated this week
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- YosysHQ SVA AXI Properties☆44Updated 3 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆70Updated this week
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago
- SpiceBind – spice inside HDL simulator☆56Updated 7 months ago
- sram/rram/mram.. compiler☆46Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Updated 3 years ago
- ☆20Updated last year
- ☆51Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆49Updated last week
- Python Tool for UVM Testbench Generation☆55Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆33Updated last year