Verilog hardware abstraction library
☆46Mar 2, 2026Updated this week
Alternatives and similar repositories for lambdalib
Users that are interested in lambdalib are comparing it to the libraries listed below
Sorting:
- Library of open source PDKs☆64Feb 3, 2026Updated last month
- SiliconCompiler Design Gallery☆59Feb 5, 2026Updated 3 weeks ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- ☆19Oct 28, 2024Updated last year
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- Photonic Integrated ELectronics. Microservices to codesign photonics, electronics, quantum, and more.☆59Jul 1, 2025Updated 8 months ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- ☆21Feb 20, 2026Updated last week
- Circuit Automatic Characterization Engine☆53Feb 7, 2025Updated last year
- Interchange formats for chip design.☆36Feb 15, 2026Updated 2 weeks ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- ☆20Nov 22, 2021Updated 4 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Parsing and generating popular formats of circuit netlist☆40Dec 10, 2022Updated 3 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- Universal Memory Interface (UMI)☆157Feb 20, 2026Updated last week
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆37Oct 15, 2025Updated 4 months ago
- ☆68Jan 7, 2023Updated 3 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Sep 3, 2018Updated 7 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 4 months ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- ☆13Feb 13, 2026Updated 2 weeks ago
- SystemVerilog file list pruner☆16Updated this week
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- ☆14Feb 23, 2026Updated last week
- Verilog-A implementation of MOSFET model BSIM4.8☆15Oct 4, 2019Updated 6 years ago
- ☆93Feb 24, 2026Updated last week
- SPICE netlist visualizer☆86Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated 3 weeks ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆44Nov 3, 2025Updated 4 months ago
- ☆30Apr 1, 2017Updated 8 years ago
- Verilog modules for software-defined radio.☆19Dec 31, 2012Updated 13 years ago
- ☆16Jan 25, 2026Updated last month