Verilog hardware abstraction library
☆50Mar 22, 2026Updated this week
Alternatives and similar repositories for lambdalib
Users that are interested in lambdalib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Library of open source PDKs☆68Mar 3, 2026Updated 3 weeks ago
- SiliconCompiler Design Gallery☆61Mar 16, 2026Updated last week
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- ☆19Oct 28, 2024Updated last year
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 4 months ago
- Universal Memory Interface (UMI)☆157Updated this week
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Interchange formats for chip design.☆38Feb 15, 2026Updated last month
- Photonic Integrated ELectronics. Microservices to codesign photonics, electronics, quantum, and more.☆59Jul 1, 2025Updated 8 months ago
- Circuit Automatic Characterization Engine☆53Feb 7, 2025Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- ☆13Updated this week
- ☆21Mar 12, 2026Updated last week
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- Parsing and generating popular formats of circuit netlist☆41Dec 10, 2022Updated 3 years ago
- ☆14Mar 9, 2026Updated 2 weeks ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 9 months ago
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- Modular hardware build system☆1,131Mar 18, 2026Updated last week
- ☆97Mar 5, 2026Updated 2 weeks ago
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 9 years ago
- Open Source PHY v2☆33Apr 25, 2024Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- ☆15Jan 8, 2022Updated 4 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- SPICE netlist visualizer☆86Updated this week
- ☆39Apr 10, 2023Updated 2 years ago
- ☆31Apr 1, 2017Updated 8 years ago
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 8 months ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago