Alternatives and similar repositories for lambdalib

Users that are interested in lambdalib are comparing it to the libraries listed below

• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆48Updated 3 weeks ago
• b224hisl / rioschip
  ☆33Updated 2 years ago
• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆33Updated last week
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆42Updated 2 years ago
• HEP-SoC / SoCMake
  CMake based hardware build system
  ☆29Updated 2 weeks ago
• pulp-platform / ELAU
  ☆19Updated last year
• StanfordVLSI / DaVE
  tools regarding on analog modeling, validation, and generation
  ☆22Updated 2 years ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆53Updated last week
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆36Updated 2 years ago
• pulp-platform / svase
  ☆32Updated 6 months ago
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
  ☆62Updated last week
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆28Updated 2 years ago
• SymbioticEDA / getting-started-FV
  ☆18Updated 4 years ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆83Updated 7 months ago
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆41Updated 2 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆50Updated 3 months ago
• semify-eda / fstdumper
  Verilog VPI module to dump FST (Fast Signal Trace) databases
  ☆16Updated last year
• efabless / sky130_sram_macros_old
  ☆37Updated 3 years ago
• AsFigo / pyslint
  SystemVerilog Linter based on pyslang
  ☆31Updated 2 months ago
• christoph-weiser / mpw6
  submission repository for efabless mpw6 shuttle
  ☆30Updated last year
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆39Updated this week
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆67Updated 7 months ago
• snishizawa / libretto
  Characterizer
  ☆28Updated last month
• scarv / scarv-cpu
  SCARV: a side-channel hardened RISC-V platform
  ☆27Updated 2 years ago
• siliconcompiler / scgallery
  SiliconCompiler Design Gallery
  ☆51Updated last week
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆39Updated last week
• iic-jku / SKY130_SAR-ADC1
  Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license
  ☆42Updated 4 months ago
• aolofsson / POSH
  ☆44Updated 5 years ago
• thesourcerer8 / StdCellLib
  LibreSilicon's Standard Cell Library Generator
  ☆20Updated last year
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆71Updated 2 weeks ago