Processing Unit with RISCV-32 / RISCV-64 / RISCV-128
☆20Feb 10, 2026Updated 2 weeks ago
Alternatives and similar repositories for PU-RISCV
Users that are interested in PU-RISCV are comparing it to the libraries listed below
Sorting:
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- Network on Chip for MPSoC☆28Jan 27, 2026Updated last month
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 6 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- Direct Access Memory for MPSoC☆13Jan 27, 2026Updated last month
- Hardware Description Language Translator☆17Jan 27, 2026Updated last month
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 6 years ago
- Hardware Description Language Translator☆18Updated this week
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆26Sep 9, 2025Updated 5 months ago
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- ☆24Nov 3, 2016Updated 9 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 8 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Dec 2, 2020Updated 5 years ago
- ARV: Asynchronous RISC-V Go High-level Functional Model☆25May 18, 2021Updated 4 years ago
- Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introd…☆29May 1, 2021Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Jan 27, 2026Updated last month
- A reconfigurable and extensible VLIW processor implemented in VHDL☆39Mar 14, 2015Updated 10 years ago
- An (almost) dependency free library to read bitmap images (requires Numpy).☆14Mar 3, 2020Updated 5 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆94Dec 5, 2019Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Oct 16, 2017Updated 8 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆82Oct 11, 2019Updated 6 years ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 6 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- A toy LDAP server in C for illustrative purposes☆12Apr 6, 2011Updated 14 years ago
- Forcefully stops the services related to Windows 10 background updates.☆10Jul 18, 2018Updated 7 years ago
- Docker image for squid-deb-proxy☆11Jun 22, 2017Updated 8 years ago
- LDAP Schema for OwnCloud Quota☆10Jun 19, 2018Updated 7 years ago
- Very Low Accuracy Digital Setting Circles☆10May 23, 2017Updated 8 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 13 years ago