Processing Unit with RISCV-32 / RISCV-64 / RISCV-128
☆20Oct 19, 2026Updated last week
Alternatives and similar repositories for PU-RISCV
Users that are interested in PU-RISCV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Oct 19, 2026Updated last week
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Oct 19, 2026Updated last week
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Oct 21, 2026Updated last week
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆16Jun 15, 2016Updated 10 years ago
- Hardware Description Language Translator☆17Oct 20, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Minimal microprocessor☆21Jul 1, 2017Updated 9 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Hardware Description Language Translator☆19Oct 20, 2026Updated last week
- Network on Chip for MPSoC☆30Oct 19, 2026Updated last week
- ☆12Feb 16, 2019Updated 7 years ago
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 3 months ago
- 在线登录注册（android客户端+javaweb服务端+腾讯云服务器+腾讯云数据库）☆10Nov 11, 2020Updated 5 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- A data backup software for Linux (UESTC, 软件开发综合实验)☆13Dec 28, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Decoder implementation using verilog (hardware) and Cpp (software)☆15Feb 18, 2026Updated 8 months ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆47Oct 8, 2019Updated 7 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆28Jul 27, 2026Updated 3 months ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆39Oct 19, 2026Updated last week
- Software OpenGL implementation for the ps vita☆12Jan 5, 2018Updated 8 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Experiments with fixed function renderers and ChiselHDL☆61Updated this week
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆16Jan 21, 2026Updated 9 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆94Jul 29, 2019Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 12 years ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- A vector graphics renderer for bgfx, based on ideas from NanoVG and ImDrawList (Dear ImGUI)☆11Sep 26, 2026Updated last month
- The Go programming language☆15Aug 27, 2018Updated 8 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆99Dec 5, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 5 years ago
- A pipelined MIPS processor written in VHDL (Unicamp/MC542)☆10Dec 8, 2011Updated 14 years ago
- Demo of simulating kicad schematics in spice☆12Apr 30, 2015Updated 11 years ago
- ARV: Asynchronous RISC-V Go High-level Functional Model☆25May 18, 2021Updated 5 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 12 years ago
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆66Dec 4, 2022Updated 3 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆51Jan 31, 2022Updated 4 years ago