PacoReinaCampo / PU-RISCV
Processing Unit with RISCV-32 / RISCV-64 / RISCV-128
☆19Updated last month
Alternatives and similar repositories for PU-RISCV:
Users that are interested in PU-RISCV are comparing it to the libraries listed below
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆21Updated last month
- IEEE 754 single precision floating point library in systemverilog and vhdl☆28Updated last month
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Another tiny RISC-V implementation☆54Updated 3 years ago
- Minimal microprocessor☆20Updated 7 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Updated 8 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Wishbone interconnect utilities☆38Updated 8 months ago
- ☆36Updated 2 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆29Updated 3 months ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Platform Level Interrupt Controller☆35Updated 8 months ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 5 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆62Updated 4 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- Universal Advanced JTAG Debug Interface☆17Updated 8 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆25Updated 5 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆38Updated last month
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆18Updated 10 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆27Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Software☆19Updated 2 years ago
- Parallel Array of Simple Cores. Multicore processor.☆94Updated 5 years ago