Processing Unit with RISCV-32 / RISCV-64 / RISCV-128
☆20Mar 9, 2026Updated last week
Alternatives and similar repositories for PU-RISCV
Users that are interested in PU-RISCV are comparing it to the libraries listed below
Sorting:
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Mar 9, 2026Updated last week
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Mar 9, 2026Updated last week
- Direct Access Memory for MPSoC☆13Feb 28, 2026Updated 3 weeks ago
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- Hardware Description Language Translator☆17Feb 28, 2026Updated 3 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- Hardware Description Language Translator☆18Feb 28, 2026Updated 3 weeks ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 6 years ago
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 6 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Sep 9, 2025Updated 6 months ago
- System on Chip verified with UVM/OSVVM/FV☆33Feb 28, 2026Updated 3 weeks ago
- The Go programming language☆15Aug 27, 2018Updated 7 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Feb 28, 2026Updated 3 weeks ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆95Dec 5, 2019Updated 6 years ago
- VexRiscv-SMP integration test with LiteX.☆25Nov 16, 2020Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆17Jan 21, 2026Updated 2 months ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- A vector graphics renderer for bgfx, based on ideas from NanoVG and ImDrawList (Dear ImGUI)☆10Feb 11, 2026Updated last month
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 6 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 11 years ago
- Toy RISC-V emulator☆15Oct 10, 2017Updated 8 years ago
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆65Dec 4, 2022Updated 3 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated last year
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 11 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Jan 31, 2022Updated 4 years ago
- Demo of simulating kicad schematics in spice☆12Apr 30, 2015Updated 10 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Mar 12, 2026Updated last week
- A collection of SPI related cores☆21Nov 12, 2024Updated last year