Processing Unit with RISCV-32 / RISCV-64 / RISCV-128
☆20Jun 19, 2026Updated last month
Alternatives and similar repositories for PU-RISCV
Users that are interested in PU-RISCV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Jun 19, 2026Updated last month
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Jun 9, 2026Updated last month
- Direct Access Memory for MPSoC☆13Jun 16, 2026Updated last month
- Minimal microprocessor☆20Jul 1, 2017Updated 9 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Hardware Description Language Translator☆19Jun 9, 2026Updated last month
- Hardware Description Language Translator☆17Jun 9, 2026Updated last month
- Network on Chip for MPSoC☆28Jun 16, 2026Updated last month
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆84Updated this week
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 7 years ago
- 在线登录注册（android客户端+javaweb服务端+腾讯云服务器+腾讯云数据库）☆10Nov 11, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 6 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- System on Chip verified with UVM/OSVVM/FV☆36Jun 19, 2026Updated last month
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 6 years ago
- A data backup software for Linux (UESTC, 软件开发综合实验)☆14Dec 28, 2022Updated 3 years ago
- Decoder implementation using verilog (hardware) and Cpp (software)☆15Feb 18, 2026Updated 5 months ago
- Reed-Solomon Error Correction CODEC☆27Nov 8, 2018Updated 7 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆37Jun 19, 2026Updated last month
- ☆23Nov 3, 2016Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Updated this week
- The Go programming language☆15Aug 27, 2018Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 4 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆18Jan 21, 2026Updated 6 months ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆98Dec 5, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Experiments with fixed function renderers and ChiselHDL☆61Updated this week
- A vector graphics renderer for bgfx, based on ideas from NanoVG and ImDrawList (Dear ImGUI)☆11Jun 29, 2026Updated 3 weeks ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 12 years ago
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆65Dec 4, 2022Updated 3 years ago
- Toy RISC-V emulator☆15Oct 10, 2017Updated 8 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 7 years ago