Processing Unit with RISCV-32 / RISCV-64 / RISCV-128
☆20Aug 9, 2026Updated last month
Alternatives and similar repositories for PU-RISCV
Users that are interested in PU-RISCV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Aug 9, 2026Updated last month
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Aug 9, 2026Updated last month
- Direct Access Memory for MPSoC☆13Aug 7, 2026Updated last month
- Minimal microprocessor☆21Jul 1, 2017Updated 9 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆16Jun 15, 2016Updated 10 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Hardware Description Language Translator☆19Aug 7, 2026Updated last month
- Hardware Description Language Translator☆17Aug 7, 2026Updated last month
- Network on Chip for MPSoC☆30Aug 7, 2026Updated last month
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 2 months ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 7 years ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 7 years ago
- System on Chip verified with UVM/OSVVM/FV☆37Aug 7, 2026Updated last month
- ☆23Nov 3, 2016Updated 9 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆38Aug 7, 2026Updated last month
- [UNRELEASED] FP div/sqrt unit for transprecision☆28Jul 27, 2026Updated last month
- The Go programming language☆15Aug 27, 2018Updated 8 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆16Jan 21, 2026Updated 7 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆92Jul 29, 2019Updated 7 years ago
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆66Dec 4, 2022Updated 3 years ago
- Toy RISC-V emulator☆15Oct 10, 2017Updated 8 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆51Jan 31, 2022Updated 4 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 12 years ago
- coursera code☆13Jun 27, 2013Updated 13 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Demo of simulating kicad schematics in spice☆12Apr 30, 2015Updated 11 years ago
- ARV: Asynchronous RISC-V Go High-level Functional Model☆25May 18, 2021Updated 5 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- The Milkymist GUI toolkit (Genode FX based), because X11 sucks!☆14Jul 12, 2011Updated 15 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- 简单的未优化的SRT除法器☆13Jun 16, 2024Updated 2 years ago