Processing Unit with RISCV-32 / RISCV-64 / RISCV-128
☆20Apr 19, 2026Updated last week
Alternatives and similar repositories for PU-RISCV
Users that are interested in PU-RISCV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Apr 19, 2026Updated last week
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Apr 19, 2026Updated last week
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Apr 20, 2026Updated last week
- Direct Access Memory for MPSoC☆13Apr 19, 2026Updated last week
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- Hardware Description Language Translator☆17Apr 20, 2026Updated last week
- Network on Chip for MPSoC☆28Apr 19, 2026Updated last week
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- Hardware Description Language Translator☆19Apr 20, 2026Updated last week
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 6 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- Reed-Solomon Error Correction CODEC☆27Nov 8, 2018Updated 7 years ago
- ☆23Nov 3, 2016Updated 9 years ago
- System on Chip verified with UVM/OSVVM/FV☆35Apr 20, 2026Updated last week
- The Go programming language☆15Aug 27, 2018Updated 7 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆36Apr 20, 2026Updated last week
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A data backup software for Linux (UESTC, 软件开发 综合实验)☆14Dec 28, 2022Updated 3 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 6 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆18Jan 21, 2026Updated 3 months ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 7 years ago
- A vector graphics renderer for bgfx, based on ideas from NanoVG and ImDrawList (Dear ImGUI)☆11Feb 11, 2026Updated 2 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 6 years ago
- Generic AXI to APB bridge☆13Jul 17, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Toy RISC-V emulator☆15Oct 10, 2017Updated 8 years ago
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆65Dec 4, 2022Updated 3 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year